# 8-/16-Channel, 3 V/5 V, Serial Input, Single-Supply, 12-/14-Bit Voltage Output 

## AD5390/AD5391/AD5392

## FEATURES

AD5390: 16-channel, 14-bit voltage output DAC
AD5391: 16-channel, 12-bit voltage output DAC
AD5392: 8-channel, 14-bit voltage output DAC
Guaranteed monotonic
INL
$\pm 1$ LSB max (AD5391)
$\pm 3$ LSB max (AD5390-5/AD5392-5)
$\pm 4$ LSB max (AD5390-3/AD5392-3)
On-chip $1.25 \mathrm{~V} / 2.5 \mathrm{~V}, 10 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ reference
Temperature range: $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Rail-to-rail output amplifier
Power-down mode
Package types
64-lead LFCSP ( $9 \mathrm{~mm} \times 9 \mathrm{~mm}$ )
52-lead LQFP ( $10 \mathrm{~mm} \times 10 \mathrm{~mm}$ )

## User interfaces

Serial SPI ${ }^{\circledR}$-, QSPI $^{\text {TM }}{ }^{-}$, MICROWIRE ${ }^{\text {TM }}$-, and DSP-compatible
(featuring data readback)
$I^{2} C^{\circledR}$-compatible interface

## INTEGRATED FUNCTIONS

Channel monitor
Simultaneous output update via $\overline{\text { LDAC }}$
Clear function to user-programmable code
Amplifier boost mode to optimize slew rate
User-programmable offset and gain adjust
Toggle mode enables square wave generation Thermal monitor

## APPLICATIONS

Instrumentation and industrial control
Power amplifier control
Level setting (ATE)
Control systems
Microelectromechanical systems (MEMs)
Variable optical attenuators (VOAs)
Optical transceivers (MSA 300, XFP)

FUNCTIONAL BLOCK DIAGRAM


Figure 1.

Rev. B
Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Fax: 781.461.3113

## AD5390/AD5391/AD5392

## TABLE OF CONTENTS

Features ..... 1
Integrated Functions .....  1
Applications ..... 1
Functional Block Diagram ..... 1
Revision History ..... 2
General Description ..... 3
AD5390-5/AD5391-5/AD5392-5 Specifications .....  4
AD5390-5/AD5391-5/AD5392-5 AC Characteristics ..... 6
AD5390-3/AD5391-3/AD5392-3 Specifications. ..... 7
AD5390-3/AD5391-3/AD5392-3 AC Characteristics ..... 9
Timing Characteristics ..... 10
Serial SPI-, QSPI-, MICROWIRE-, and DSP-
Compatible Interface ..... 10
$I^{2} \mathrm{C}$ Serial Interface. ..... 12
Absolute Maximum Ratings ..... 13
ESD Caution ..... 13
Pin Configuraton and Function Descriptions ..... 14
Terminology ..... 17
Typical Performance Characteristics ..... 18
Functional Description ..... 22
DAC Architecture ..... 22
Data Decoding. ..... 23
Interfaces ..... 24
REVISION HISTORY
3/06-Rev. A to Rev. B
Changes to Figure 1 ..... 1
Changes to Table 9 ..... 14
Changes to Table 12 and Table 15 ..... 23
Updated Outline Dimensions ..... 39
Changes to Ordering Guide ..... 40
10/04-Rev. 0 to Rev. A
Changes to Features. .....  1
Changes to Table 1 ..... 3
Changes to Table 2 ..... 4
DSP-, SPI-, and MICROWIRE- Compatible Serial Interface ..... 24
$\mathrm{I}^{2} \mathrm{C}$ Serial Interface ..... 26
$I^{2} \mathrm{C}$ Write Operation ..... 27
4-Byte Mode ..... 27
3-Byte Mode ..... 28
2-Byte Mode ..... 29
AD539x On-Chip Special Function Registers ..... 30
Control Register Write ..... 32
Hardware Functions ..... 34
Reset Function ..... 34
Asynchronous Clear Function ..... 34
$\overline{\text { BUSY }}$ and $\overline{\text { LDAC Functions }}$ ..... 34
Power-On Reset ..... 34
Power-Down ..... 34
Microprocessor Interfacing. ..... 34
Application Information ..... 36
Power Supply Decoupling ..... 36
Typical Configuration Circuit ..... 36
AD539x Monitor Function ..... 37
Toggle Mode Function ..... 37
Thermal Monitor Function ..... 37
Outline Dimensions ..... 39
Ordering Guide ..... 40
Changes to Table 3 ..... 6
Changes to Table 4 ..... 7
Changes to Figure 36 ..... 35
Changes to Figure 37 ..... 36
Changes to Figure 38 ..... 36
Changes to Ordering Guide ..... 41

## GENERAL DESCRIPTION

The AD5390/AD5391 are complete single-supply, 16-channel, 14 -bit and 12 -bit DACs, respectively. The AD5392 is a complete single-supply, 8 -channel, 14-bit DAC. The devices are available in either a 64-lead LFCSP or a 52-lead LQFP. All channels have an on-chip output amplifier with rail-to-rail operation. All devices include an internal $1.25 / 2.5 \mathrm{~V}, 10 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ reference, an on-chip channel monitor function that multiplexes the analog outputs to a common MON_OUT pin for external monitoring, and an output amplifier boost mode that optimizes the output amplifier slew rate.

The AD5390/AD5391/AD5392 contain a 3-wire serial interface with interface speeds in excess of 30 MHz that are compatible with SPI, QSPI, MICROWIRE, and DSP interface standards and an $\mathrm{I}^{2} \mathrm{C}$-compatible interface supporting a 400 kHz data transfer rate.

An input register followed by a DAC register provides doublebuffering, allowing DAC outputs to be updated independently or simultaneously using the $\overline{\text { LDAC }}$ input. Each channel has a programmable gain and offset adjust register, letting the user fully calibrate any DAC channel.

Power consumption is typically 0.25 mA per channel.

Table 1. Additional High Channel Count, Low Voltage, Single-Supply DACs in Portfolio

| Model | Resolution | AV DD Range | Output Channels | Linearity Error (LSB) | Package Description | Package Option |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| AD5380BST-5 | 14 Bits | 4.5 V to 5.5 V | 40 | $\pm 4$ | 100 -Lead LQFP | ST-100 |
| AD5380BST-3 | 14 Bits | 2.7 V to 3.6 V | 40 | $\pm 4$ | 100 -Lead LQFP | ST-100 |
| AD5384BBC-5 | 14 Bits | 4.5 V to 5.5 V | 40 | $\pm 4$ | 100 -Lead CSPBGA | BC-100 |
| AD5384BBC-3 | 14 Bits | 2.7 V to 3.6 V | 40 | $\pm 4$ | 100 -Lead CSPBGA | BC-100 |
| AD5381BST-5 | 12 Bits | 4.5 V to 5.5 V | 40 | $\pm 1$ | 100 -Lead LQFP | ST-100 |
| AD5381BST-3 | 12 Bits | 2.7 V to 3.6 V | 40 | $\pm 1$ | 100 -Lead LQFP | ST-100 |
| AD5382BST-5 | 14 Bits | 4.5 V to 5.5 V | 32 | $\pm 4$ | 100 -Lead LQFP | ST-100 |
| AD5382BST-3 | 14 Bits | 2.7 V to 3.6 V | 32 | $\pm 4$ | ST-100 |  |
| AD5383BST-5 | 12 Bits | 4.5 V to 5.5 V | 32 | $\pm 1$ | 100 -Lead LQFP | ST-100 |
| AD5383BST-3 | 12 Bits | 2.7 V to 3.6 V | 32 | $\pm 1$ |  | ST-100 |

## AD5390/AD5391/AD5392

## AD5390-5/AD5391-5/AD5392-5 SPECIFICATIONS

$\mathrm{AV}_{\mathrm{DD}}=4.5 \mathrm{~V}$ to $5.5 \mathrm{~V} ; \mathrm{DV}$ DD $=2.7 \mathrm{~V}$ to $5.5 \mathrm{~V} ; \mathrm{AGND}=\mathrm{DGND}=0 \mathrm{~V} ; \mathrm{REFIN}=2.5 \mathrm{~V}$ external. All specifications $\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted.

Table 2.

| Parameter | $\begin{aligned} & \hline \text { AD5390-5 }{ }^{1} \\ & \text { AD5392-5} \end{aligned}$ | AD5391-5 ${ }^{1}$ | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: |
| ACCURACY <br> Resolution Relative Accuracy Differential Nonlinearity Zero-Scale Error Offset Error Offset Error TC Gain Error Gain Temperature Coefficient ${ }^{2}$ DC Crosstalk ${ }^{2}$ | $\begin{aligned} & 14 \\ & \pm 3 \\ & -1 /+2 \\ & 4 \\ & \pm 4 \\ & \pm 5 \\ & \pm 0.024 \\ & \pm 0.06 \\ & 2 \\ & 0.5 \end{aligned}$ | $\begin{aligned} & 12 \\ & \pm 1 \\ & \pm 1 \\ & 4 \\ & \pm 4 \\ & \pm 5 \\ & \pm 0.024 \\ & \pm 0.06 \\ & 2 \\ & 0.5 \end{aligned}$ | Bits <br> LSB max <br> LSB max <br> mV max <br> $m V$ max <br> $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ typ <br> \% FSR max <br> \% FSR max <br> ppm FSR/ ${ }^{\circ} \mathrm{C}$ typ <br> LSB max | Guaranteed monotonic over temperature <br> Measured at code 32 in the linear region <br> At $25^{\circ} \mathrm{C} \mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\text {max }}$ |
| REFERENCE INPUT/OUTPUT <br> Reference Input ${ }^{2}$ <br> Reference Input Voltage <br> DC Input Impedance Input Current Reference Range <br> Reference Output ${ }^{3}$ <br> Output Voltage <br> Reference TC <br> Output Impedance | 2.5 <br> 1 <br> $\pm 1$ <br> 1 V to <br> AVDD/2 <br> 2.495/2.505 <br> 1.22/1.28 <br> $\pm 10$ <br> $\pm 15$ <br> 2.2 | $\begin{aligned} & 2.5 \\ & 1 \\ & \pm 1 \\ & 1 \mathrm{~V} \text { to } \mathrm{AV} \text { Do } / 2 \\ & \\ & \\ & 2.495 / 2.505 \\ & 1.22 / 1.28 \\ & \pm 10 \\ & \pm 15 \\ & 2.2 \end{aligned}$ | V <br> $M \Omega$ min <br> $\mu \mathrm{A}$ max <br> V min/max <br> $\vee$ min/max <br> $\vee \min / \max$ <br> ppm max <br> ppm max <br> $\mathrm{k} \Omega$ typ | $\pm 1 \%$ for specified performance, <br> $A V_{D D}=2 \times R E F I N+50 \mathrm{mV}$ <br> Typically $100 \mathrm{M} \Omega$ <br> Typically $\pm 30 \mathrm{nA}$ <br> Enabled via internal/external bit in control register; REF select bit in control register selects the reference voltage <br> At ambient, optimized for 2.5 V operation <br> At ambient when 1.25 V reference is selected <br> Temperature range: $25^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ <br> Temperature range: $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| OUTPUT CHARACTERISTICS² <br> Output Voltage Range ${ }^{4}$ <br> Short-Circuit Current <br> Load Current <br> Capacitive Load Stability $\begin{aligned} \mathrm{R}_{\mathrm{L}} & =\infty \\ \mathrm{R}_{\mathrm{L}} & =5 \mathrm{k} \Omega \end{aligned}$ <br> DC Output Impedance | $\begin{aligned} & 0 / A V_{\mathrm{DD}} \\ & 40 \\ & \pm 1 \\ & \\ & 200 \\ & 1000 \\ & 0.5 \end{aligned}$ | $\begin{aligned} & 0 / A V_{D D} \\ & 40 \\ & \pm 1 \\ & \\ & 200 \\ & 1000 \\ & 0.5 \\ & \hline \end{aligned}$ | $\checkmark$ min/max <br> mA max <br> mA max <br> pF max <br> pF max <br> $\Omega$ max |  |
| MONITOR OUTPUT PIN <br> Output Impedance <br> Three-State Leakage Current | $\begin{aligned} & 500 \\ & 100 \end{aligned}$ | $\begin{aligned} & 500 \\ & 100 \end{aligned}$ | $\Omega$ typ <br> nA typ |  |
| LOGIC INPUTS ${ }^{2}$ <br> $\mathrm{V}_{\mathrm{IH}}$, Input High Voltage $\mathrm{V}_{\text {IL }}$, Input Low Voltage Input Current Pin Capacitance | $\begin{aligned} & 2 \\ & 0.8 \\ & \pm 10 \\ & 10 \end{aligned}$ | $\begin{aligned} & 2 \\ & 0.8 \\ & \pm 10 \\ & 10 \end{aligned}$ | $\vee$ min <br> $V$ max <br> $\mu \mathrm{A}$ max pF max | $\mathrm{D} \mathrm{~V}_{\mathrm{DD}}=2.7 \mathrm{~V} \text { to } 5.5 \mathrm{~V}$ <br> Total for all pins, $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {Min }}$ to $\mathrm{T}_{\text {MAX }}$ |


| Parameter | $\begin{aligned} & \text { AD5390-5¹ } \\ & \text { AD5392-5 } \end{aligned}$ | AD5391-5 ${ }^{1}$ | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: |
| LOGIC INPUTS (SCL, SDA Only) <br> $\mathrm{V}_{\mathrm{IH}}$, Input High Voltage <br> $\mathrm{V}_{\mathrm{I}}$, Input Low Voltage <br> IIN, Input Leakage Current <br> Vhyst, Input Hysteresis <br> Cin, Input Capacitance Glitch Rejection | $\begin{aligned} & 0.7 \mathrm{DV}_{\mathrm{DD}} \\ & 0.3 \mathrm{DV} \mathrm{VDD}^{2} \\ & \pm 1 \\ & 0.05 \mathrm{DV}_{\mathrm{DD}} \\ & 8 \\ & 50 \\ & \hline \end{aligned}$ | $\begin{aligned} & 0.7 \mathrm{DV}_{\mathrm{DD}} \\ & 0.3 \mathrm{DV} \\ & \pm 1 \\ & 0.05 \mathrm{DV}_{\mathrm{DD}} \\ & 8 \\ & 50 \\ & \hline \end{aligned}$ | $V$ min <br> V max <br> $\mu \mathrm{A}$ max <br> $\vee$ min <br> pF typ <br> ns max | SMBus-compatible at $\mathrm{DV}_{\mathrm{DD}}<3.6 \mathrm{~V}$ <br> SMBus-compatible at $\mathrm{DV}_{\mathrm{DD}}<3.6 \mathrm{~V}$ <br> Input filtering suppresses noise spikes of $<50 \mathrm{~ns}$ |
| LOGIC OUTPUTS ( $\overline{\overline{B U S Y}}$, SDO) ${ }^{2}$ <br> Output Low Voltage <br> Output High Voltage <br> Output Low Voltage <br> Output High Voltage <br> High Impedance Leakage Current High Impedance Output Capacitance | $\begin{aligned} & 0.4 \\ & D V_{D D}-1 \\ & 0.4 \\ & D V_{D D}-0.5 \\ & \pm 1 \\ & 5 \end{aligned}$ | $\begin{aligned} & 0.4 \\ & D_{D D}-1 \\ & 0.4 \\ & D V_{D D}-0.5 \\ & \pm 1 \\ & 5 \end{aligned}$ | V max <br> $V$ min <br> $V$ max <br> $V$ min <br> $\mu \mathrm{A}$ max <br> pF typ | $\mathrm{DV}_{\mathrm{DD}}=5 \mathrm{~V} \pm 10 \%$, sinking $200 \mu \mathrm{~A}$ <br> $D V_{D D}=5 \mathrm{~V} \pm 10 \%$, SDO only, sourcing $200 \mu \mathrm{~A}$ <br> $D V_{D D}=2.7 \mathrm{~V}$ to 3.6 V , sinking $200 \mu \mathrm{~A}$ <br> $D V_{D D}=2.7 \mathrm{~V}$ to 3.6 V SDO only, sourcing $200 \mu \mathrm{~A}$ |
| LOGIC OUTPUT (SDA) ${ }^{2}$ <br> Vol, Output Low Voltage <br> Three-State Leakage Current Three-State Output Capacitance | $\begin{aligned} & 0.4 \\ & 0.6 \\ & \pm 1 \\ & 8 \end{aligned}$ | $\begin{array}{\|l} 0.4 \\ 0.6 \\ \pm 1 \\ 8 \end{array}$ | $\checkmark$ max <br> V max <br> $\mu \mathrm{A}$ max pF typ | $\begin{aligned} & \mathrm{I}_{\operatorname{sinK}}=3 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{SINK}}=6 \mathrm{~mA} \end{aligned}$ |
| POWER REQUIREMENTS <br> AV ${ }_{\text {DD }}$ <br> DVD <br> Power Supply Sensitivity ${ }^{2}$ <br> $\Delta$ Midscale/ $\Delta$ AV ${ }_{\text {DD }}$ <br> Aldo <br> Aldd <br> Dlod <br> AldD (Power-Down) <br> Dlod (Power-Down) <br> Power Dissipation | $\begin{aligned} & 4.5 / 5.5 \\ & 2.7 / 5.5 \\ & -85 \\ & 0.375 \\ & 0.475 \\ & 1 \\ & 1 \\ & 20 \\ & 35 \\ & 20 \end{aligned}$ | $\begin{aligned} & 4.5 / 5.5 \\ & 2.7 / 5.5 \\ & -85 \\ & 0.375 \\ & 0.475 \\ & 1 \\ & 1 \\ & 20 \\ & 35 \\ & 20 \end{aligned}$ | V min/max <br> $V$ min/max <br> dB typ <br> mA/channel max <br> mA/channel max <br> mA max <br> $\mu \mathrm{A}$ max <br> $\mu \mathrm{A}$ max <br> mW max <br> mW max | Outputs unloaded, boost off, $0.25 \mathrm{~mA} / \mathrm{channel}$ typ <br> Outputs unloaded, boost on, $0.325 \mathrm{~mA} /$ channel typ $\mathrm{V}_{\mathrm{HH}}=\mathrm{DV}_{\mathrm{DD}}, \mathrm{~V}_{\mathrm{IL}}=\mathrm{DGND}$ <br> Typically 200 nA <br> Typically $3 \mu \mathrm{~A}$ <br> AD5390/AD5391 with outputs unloaded, <br> $\mathrm{AV}_{\mathrm{DD}}=\mathrm{DV}$ DD $=5 \mathrm{~V}$, boost off <br> AD5392 with outputs unloaded, <br> $A V_{D D}=D V_{D D}=5 \mathrm{~V}$, boost off |

[^0]
## AD5390/AD5391/AD5392

## AD5390-5/AD5391-5/AD5392-5 AC CHARACTERISTICS

$\mathrm{AV}_{\mathrm{DD}}=4.5 \mathrm{~V}$ to $5.5 \mathrm{~V} ; \mathrm{DV} \mathrm{DD}=2.7 \mathrm{~V}$ to $5.5 \mathrm{~V} ; \mathrm{AGND}=\mathrm{DGND}=0 \mathrm{~V}$.
Table 3.

| Parameter | All ${ }^{1}$ | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: |
| DYNAMIC PERFORMANCE |  |  |  |
| Output Voltage Settling Time |  |  |  |
| AD5390/AD5392 | 8 | $\mu \mathrm{styp}$ | $1 / 4$ scale to $3 / 4$ scale change settling to $\pm 1 \mathrm{LSB}$ |
|  | 10 | $\mu \mathrm{s}$ max |  |
| AD5391 | 6 | $\mu \mathrm{s}$ typ | $1 / 4$ scale to $3 / 4$ scale change settling to $\pm 1 \mathrm{LSB}$ |
|  | 8 | $\mu \mathrm{s}$ max |  |
| Slew rate ${ }^{2}$ | 3 | V/us typ | Boost mode on |
|  | 2 | V/us typ | Boost mode off |
| Digital-to-Analog Glitch Energy | 12 | nV-s typ |  |
| Glitch Impulse Peak Amplitude | 15 | mV typ |  |
| Channel-to-Channel Isolation | 100 | dB typ | See the Terminology section |
| DAC-to-DAC Crosstalk | 1 | nV-s typ | See the Terminology section |
| Digital Crosstalk | 0.8 | nV-s typ |  |
| Digital Feedthrough | 0.1 | nV-s typ | Effect of input bus activity on DAC output under test |
| Output Noise ( 0.1 Hz to 10 Hz ) | 15 | $\mu \vee \mathrm{p}-\mathrm{ptyp}$ | External reference midscale loaded to DAC |
|  | 40 | $\mu \vee \mathrm{p}$-p typ | Internal reference midscale loaded to DAC |
| Output Noise Spectral Density |  |  |  |
| @ 1 kHz <br> $@ 10 \mathrm{kHz}$ | 150 100 | $\mathrm{nV} /(\mathrm{Hz})^{1 / 2}$ typ $\mathrm{nV} /(\mathrm{Hz})^{1 / 2}$ typ |  |

[^1]${ }^{2}$ The slew rate can be adjusted via the current boost control bit in the DAC control register.

## AD5390-3/AD5391-3/AD5392-3 SPECIFICATIONS

$\mathrm{AV}_{\mathrm{DD}}=2.7 \mathrm{~V}$ to $3.6 \mathrm{~V} ; \mathrm{DV} \mathrm{DD}=2.7 \mathrm{~V}$ to $5.5 \mathrm{~V} ; \mathrm{AGND}=\mathrm{DGND}=0 \mathrm{~V} ; \mathrm{REFIN}=1.25 \mathrm{~V}$ external. All specifications $\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted.

Table 4.

| Parameter | $\begin{aligned} & \hline \text { AD5390-3 }^{1} \\ & \text { AD5392-3 }^{1} \end{aligned}$ | AD5391-3 ${ }^{1}$ | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: |
| ACCURACY |  |  |  |  |
| Resolution | 14 | 12 | Bits |  |
| Relative Accuracy | $\pm 4$ | $\pm 1$ | LSB max |  |
| Differential Nonlinearity | -1/+2 | $\pm 1$ | LSB max | Guaranteed monotonic over temperature |
| Zero-Scale Error | 4 | 4 | mV max |  |
| Offset Error | $\pm 4$ | $\pm 4$ | $m \mathrm{~V}$ max | Measured at code 64 in the linear region |
| Offset Error TC | $\pm 5$ | $\pm 5$ | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ typ |  |
| Gain Error | $\pm 0.024$ | $\pm 0.024$ | \% FSR max | At $25^{\circ} \mathrm{C}$ |
|  | $\pm 0.1$ | $\pm 0.1$ | \% FSR max | $\mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\text {max }}$ |
| Gain Temperature Coefficient ${ }^{2}$ | 2 | 2 | ppm FSR/ ${ }^{\circ} \mathrm{C}$ typ |  |
| DC Crosstalk | 0.5 | 0.5 | mV max |  |
| REFERENCE INPUT/OUTPUT |  |  |  |  |
| Reference Input ${ }^{2}$ |  |  |  |  |
| Reference Input Voltage | 1.25 | 1.25 | V | $\pm 1 \%$ for specified performance |
| DC Input Impedance | 1 | 1 | $\mathrm{M} \Omega$ min | Typically $100 \mathrm{M} \Omega$ |
| Input Current | $\pm 1$ | $\pm 1$ | $\mu \mathrm{A}$ max | Typically $\pm 30 \mathrm{nA}$ |
| Reference Range | 1 V to $\mathrm{AV}_{\mathrm{DD}} / 2$ | 1 V to $\mathrm{AV} \mathrm{VD}^{\text {/ }}$ 2 | $\checkmark$ min/max |  |
| Reference Output ${ }^{3}$ |  |  |  | Enabled via internal/external bit in control register; REF select bit in control register selects the reference voltage |
| Output Voltage | 1.245/1.255 | 1.245/1.255 | $V$ min/max | At ambient, optimized for 1.25 V operation |
|  | 2.47/2.53 | 2.47/2.53 | $\checkmark$ min/max | At ambient when 2.5 V reference is selected |
| Reference TC | $\pm 10$ | $\pm 10$ | ppm max | Temperature range: $25^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |
|  | $\pm 15$ | $\pm 15$ | ppm max | Temperature range: $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Output Impedance | 2.2 | 2.2 | k $\Omega$ typ |  |
| OUTPUT CHARACTERISTICS ${ }^{2}$ |  |  |  |  |
| Output Voltage Range ${ }^{4}$ | $0 / A V_{\text {DD }}$ | $0 / A V_{\text {DD }}$ | $\checkmark$ min/max |  |
| Short-Circuit Current | 40 | 40 | mA max |  |
| Load Current | $\pm 1$ | $\pm 1$ | mA max |  |
| Capacitive Load Stability |  |  |  |  |
| $\mathrm{RL}_{\mathrm{L}}=\infty$ | 200 | 200 | pF max |  |
| $\mathrm{RL}=5 \mathrm{k} \Omega$ | 1000 | 1000 | pF max |  |
| DC Output Impedance | 0.5 | 0.5 | $\Omega$ max |  |
| MONITOR OUTPUT PIN² |  |  |  |  |
| Output Impedance | 500 | 500 | $\Omega$ typ |  |
| Three-State Leakage Current | 100 | 100 | nA typ |  |

## AD5390/AD5391/AD5392

| Parameter | $\begin{aligned} & \text { AD5390-3 }^{1} \\ & \text { AD5392-3 }^{1} \end{aligned}$ | AD5391-3 ${ }^{1}$ | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: |
| LOGIC INPUTS ${ }^{2}$ | 2 | 2 |  | $\mathrm{DV}_{\mathrm{DD}}=2.7 \mathrm{~V}$ to 5.5 V |
| $\mathrm{V}_{\mathbf{H}}$, Input High Voltage |  |  |  |  |
| VIL, Input Low Voltage | 0.8 | 0.8 | $V$ min <br> $V_{\text {max }}$ | Total for all pins. $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ |
| Input Current | $\pm 10$ | $\pm 10$ | $\mu \mathrm{A}$ max |  |
| Pin Capacitance | 10 | 10 | pF max |  |
| Logic Inputs (SCL, SDA Only) |  | 07 DV | $V$ min |  |
| $\mathrm{V}_{1+}$, Input High Voltage | 0.7 DV ${ }_{\text {DD }}$ |  |  | SMBus-compatible at $\mathrm{DV}_{\mathrm{DD}}<3.6 \mathrm{~V}$ |
| $V_{\text {IL, }}$ Input Low Voltage | 0.3 DV ${ }_{\text {DD }}$ | $\begin{aligned} & \text { 0.7 DV } V_{D D} \\ & \text { 0.3 DV } V_{D D} \end{aligned}$ | $\checkmark$ max | SMBus-compatible at $\mathrm{DV}_{\mathrm{DD}}<3.6 \mathrm{~V}$ |
| In, Input Leakage Current | $\pm 1$ | $\begin{aligned} & 0.3 \text { DV } V_{D D} \\ & \pm 1 \end{aligned}$ | $\mu \mathrm{A}$ max |  |
| $V_{\text {HYst, }}$ Input Hysteresis | 0.05 DV ${ }_{\text {DD }}$ | 0.05 DV ${ }_{\text {DD }}$ | $\checkmark$ min | Input filtering suppresses noise spikes <50 ns |
| Glitch Rejection | 50 | 50 | ns max |  |
| Logic Outputs ( $\overline{\mathrm{BUSY}}, \mathrm{SDO})^{2}$ |  |  |  |  |
| Output Low Voltage | 0.4 | 0.4 | $\checkmark$ max | $\mathrm{DV}_{\mathrm{DD}}=2.7 \mathrm{~V}$ to 5.5 V , sinking $200 \mu \mathrm{~A}$ <br> $D V_{D D}=2.7 \mathrm{~V}$ to 3.6 V , SDO only, sourcing $200 \mu \mathrm{~A}$ <br> DV $\mathrm{V}_{\mathrm{D}}=4.5 \mathrm{~V}$ to 5.5 V , SDO only, sourcing $200 \mu \mathrm{~A}$ |
| Output High Voltage | DV ${ }_{\text {DD }}-0.5$ | DV $\mathrm{DD}^{-0.5}$ | $V$ min |  |
|  | DV $\mathrm{DD}^{\text {- }} 0.1$ | DV $\mathrm{DD}^{\text {- }} 0.1$ | $V$ min |  |
| High Impedance Leakage Current | $\pm 1$ | $\pm 1$ | $\mu \mathrm{A}$ max | $D V_{D D}=4.5 \mathrm{~V}$ to 5.5 V , SDO only, sourcing $200 \mu \mathrm{~A}$ |
| High Impedance Output Capacitance | 5 | 5 | pF typ |  |
| Logic Output (SDA) ${ }^{2}$ |  |  |  |  |
| VoL, Output Low Voltage | 0.4 | 0.4 | V max | $\mathrm{I}_{\text {SINK }}=3 \mathrm{~mA}$ |
|  | 0.6 | 0.6 | $\checkmark$ max | $\mathrm{Isink}=6 \mathrm{~mA}$ |
| Three-State Leakage Current | $\pm 1$ | $\pm 1$ | $\mu \mathrm{A}$ max |  |
| Three-State Output Capacitance | 8 | 8 | pF typ |  |
| POWER REQUIREMENTS |  |  |  |  |
| $\mathrm{AV}_{\mathrm{DD}}$ | 2.7/3.6 | 2.7/3.6 | $\checkmark$ min/max |  |
| DV ${ }_{\text {DD }}$ | 2.7/5.5 | 2.7/5.5 | $\checkmark$ min/max |  |
| Power Supply Sensitivity ${ }^{2}$ |  |  |  |  |
| $\Delta$ Midscale/ $\Delta$ AV ${ }_{\text {DD }}$ | -85 | -85 | dB typ |  |
| Ald | 0.375 | 0.375 | mA/channel | Outputs unloaded, boost off, $0.25 \mathrm{~mA} / \mathrm{channel}$ typ |
| Aldd | 0.475 | 0.475 | $\mathrm{mA} /$ channel max | Outputs unloaded, boost on, $0.325 \mathrm{~mA} /$ channel typ |
| Dld | 1 | 1 | mA max | $\mathrm{V}_{\mathrm{IH}}=\mathrm{DV} \mathrm{DD}, \mathrm{V}_{\mathrm{IL}}=\mathrm{DGND}$ |
| Aldd (Power-Down) | 1 | 1 | $\mu \mathrm{A}$ max |  |
| Dldo (Power-Down) | 20 | 20 | $\mu \mathrm{A}$ max |  |
| Power Dissipation | 21 | 21 | mW max | AD5390/AD5391 with outputs unloaded, $A V_{D D}=D V_{D D}=3 \mathrm{~V}$, boost off |
|  | 12 | 12 | mW max | AD5392 with outputs unloaded, $A V_{D D}=D V_{D D}=3 \mathrm{~V}$, boost off |

[^2]
## AD5390-3/AD5391-3/AD5392-3 AC CHARACTERISTICS

$\mathrm{AV}_{\mathrm{DD}}=2.7 \mathrm{~V}$ to $3.6 \mathrm{~V} ; \mathrm{DV} \mathrm{DD}=2.7 \mathrm{~V}$ to $5.5 \mathrm{~V} ; \mathrm{AGND}=\mathrm{DGND}=0 \mathrm{~V} ; \mathrm{C}_{\mathrm{L}}=200 \mathrm{pF}$ to AGND .
Table 5.

| Parameter | All ${ }^{1}$ | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: |
| DYNAMIC PERFORMANCE |  |  |  |
| Output Voltage Settling Time |  |  |  |
| AD5390/AD5392 | 8 | $\mu \mathrm{s}$ typ | $1 / 4$ scale to $3 / 4$ scale change settling to $\pm 1 \mathrm{LSB}$ |
|  | 10 | $\mu \mathrm{s}$ max |  |
| AD5391 | 6 | $\mu \mathrm{styp}$ | $1 / 4$ scale to $3 / 4$ scale change settling to $\pm 1 \mathrm{LSB}$ |
|  | 8 | $\mu \mathrm{s}$ max |  |
| Slew Rate ${ }^{2}$ | 3 | V/us typ | Boost mode on |
|  | 2 | V/us typ | Boost mode off |
| Digital-to-Analog Glitch Energy | 12 | nV-s typ |  |
| Glitch Impulse Peak Amplitude | 15 | mV typ |  |
| Channel-to-Channel Isolation | 100 | dB typ | See the Terminology section |
| DAC-to-DAC Crosstalk | 1 | nV-s typ | See the Terminology section |
| Digital Crosstalk | 0.8 | nV-s typ |  |
| Digital Feedthrough | 0.1 | nV-s typ | Effect of input bus activity on DAC output under test |
| OUTPUT NOISE (0.1 Hz to 10 Hz ) | 15 | $\mu \mathrm{V}$ p-p typ | External reference midscale loaded to DAC |
|  | 40 | $\mu \vee \mathrm{p}-\mathrm{ptyp}$ | Internal reference midscale loaded to DAC |
| Output Noise Spectral Density |  |  |  |
| @ 1 kHz | 150 | $\mathrm{nV} /(\mathrm{Hz})^{1 / 2}$ typ |  |
| @ 10 kHz | 100 | $\mathrm{nV} /(\mathrm{Hz})^{1 / 2}$ typ |  |

[^3]
## AD5390/AD5391/AD5392

## TIMING CHARACTERISTICS

## SERIAL SPI-, QSPI-, MICROWIRE-, AND DSP-COMPATIBLE INTERFACE

$\mathrm{DV}_{\mathrm{DD}}=2 \mathrm{~V}$ to 5.5 V ; AV DD $=2.7 \mathrm{~V}$ to 5.5 V ; $\mathrm{AGND}=\mathrm{DGND}=0 \mathrm{~V}$. All specifications $\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted.
Table 6. 3-Wire Serial Interface ${ }^{1}$

| Parameter ${ }^{\text {2,3 }}$ | Limit at Tmin, Tmax $^{\text {a }}$ | Unit | Description |
| :---: | :---: | :---: | :---: |
| $\mathrm{t}_{1}$ | 33 | ns min | SCLK cycle time |
| $\mathrm{t}_{2}$ | 13 | ns min | SCLK high time |
| $\mathrm{t}_{3}$ | 13 | ns min | SCLK low time |
| $\mathrm{t}_{4}$ | 13 | ns min | $\overline{\text { SYNC }}$ falling edge to SCLK falling edge setup time |
| $\mathrm{t}_{5}{ }^{4}$ | 13 | ns min | $24^{\text {th }}$ SCLK falling edge to $\overline{\text { SYNC }}$ falling edge |
| $\mathrm{t}_{6}{ }^{4}$ | 33 | ns min | Minimum $\overline{\text { SYNC }}$ low time |
| $\mathrm{t}_{7}$ | 10 | ns min | Minimum $\overline{\text { SYNC }}$ high time |
| $\mathrm{t}_{7}$ | 50 | ns min | Minimum $\overline{\text { SYNC }}$ high time in readback mode |
| $\mathrm{t}_{8}$ | 5 | ns min | Data setup time |
| $\mathrm{t}_{9}$ | 4.5 | ns min | Data hold time |
| $\mathrm{t}_{10}{ }^{4}$ | 30 | ns max | $24^{\text {th }}$ SCLK falling edge to $\overline{\text { BUSY }}$ falling edge |
| $\mathrm{t}_{11}$ | 670 | ns max | $\overline{\text { BUSY }}$ pulse width low (single channel update) |
| $\mathrm{t}_{12}{ }^{4}$ | 20 | ns min | $24^{\text {th }}$ SCLK falling edge to $\overline{\text { LDAC }}$ falling edge |
| $\mathrm{t}_{13}$ | 20 | ns min | $\overline{\text { LDAC }}$ pulse width low |
| $\mathrm{t}_{14}$ | 100 | ns max | $\overline{\text { BUSY }}$ rising edge to DAC output response time |
| $\mathrm{t}_{15}$ | 0 | $n \mathrm{~ns}$ min | $\overline{\text { BUSY }}$ rising edge to $\overline{L D A C}$ falling edge |
| $\mathrm{t}_{16}$ | 100 | ns min | $\overline{\text { LDAC }}$ falling edge to DAC output response time |
| $\mathrm{t}_{17}$ | 8 | $\mu \mathrm{styp}$ | DAC output settling time, AD5390/AD5392 |
| $\mathrm{t}_{17}$ | 6 | $\mu \mathrm{styp}$ | DAC output settling time, AD5391 |
| $\mathrm{t}_{18}$ | 20 | ns min | $\overline{\mathrm{CLR}}$ pulse width low |
| $\mathrm{t}_{19}$ | 12 | $\mu \mathrm{s}$ max | $\overline{\mathrm{CLR}}$ pulse activation time |
| $\mathrm{t}_{20}{ }^{5}$ | 20 | ns max | SCLK rising edge to SDO valid |
| $\mathrm{t}_{21}{ }^{4}$ | 5 | ns min | SCLK falling edge to $\overline{S Y N C}$ rising edge |
| $\mathrm{t}_{22}{ }^{4}$ | 8 | ns min | $\overline{\text { SYNC }}$ rising edge to SCLK rising edge |
| $\mathrm{t}_{23}{ }^{4}$ | 20 | ns min | $\overline{\text { SYNC }}$ rising edge to $\overline{L D A C}$ falling edge |

[^4]

Figure 2. Serial Interface Timing Diagram (Daisy-Chain Mode)


Figure 3. Serial Interface Timing Diagram (Standalone Mode)


Figure 4. Serial Interface Timing Diagram (Data Readback Mode)


Figure 5. Load Circuit for Digital Output Timing

## AD5390/AD5391/AD5392

## $I^{2} \mathrm{C}$ SERIAL INTERFACE

$\mathrm{DV}_{\mathrm{DD}}=2.7 \mathrm{~V}$ to $5.5 \mathrm{~V} ; \mathrm{AV}_{\mathrm{DD}}=2.7 \mathrm{~V}$ to $5.5 \mathrm{~V} ; \mathrm{AGND}=\mathrm{DGND}=0 \mathrm{~V}$. All specifications $\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted.
Table 7. $\mathrm{I}^{2} \mathrm{C}$ Serial Interface ${ }^{1}$

| Parameter ${ }^{2}$ | Limit at $\mathrm{T}_{\text {MIN, }} \mathrm{T}_{\text {MAX }}$ | Unit | Description |
| :---: | :---: | :---: | :---: |
| Fscl | 400 | kHz max | SCL clock frequency |
| $\mathrm{t}_{1}$ | 2.5 | $\mu s$ min | SCL cycle time |
| $\mathrm{t}_{2}$ | 0.6 | $\mu s$ min | thigh, SCL high time |
| $\mathrm{t}_{3}$ | 1.3 | $\mu \mathrm{s}$ min | toow, SCL low time |
| $\mathrm{t}_{4}$ | 0.6 | $\mu s$ min | $\mathrm{thD}_{\text {d }}$ STA, start/repeated start condition hold time |
| $\mathrm{t}_{5}$ | 100 | $n s$ min | tsu, dat, data setup time |
| $\mathrm{t}_{6}{ }^{3}$ | 0.9 | $\mu \mathrm{s}$ max | thi, DAT data hold time |
|  | 0 | $\mu \mathrm{s}$ min | $\mathrm{t}_{\text {HD, DAT }}$ data hold time |
| $\mathrm{t}_{7}$ | 0.6 | $\mu \mathrm{s}$ min | $\mathrm{t}_{\text {SU, sta }}$ setup time for repeated start |
| $\mathrm{t}_{8}$ | 0.6 | $\mu s$ min | tsu, sto stop condition setup time |
| $\mathrm{t}_{9}$ | 1.3 | $\mu s$ min | $\mathrm{t}_{\text {BuF, }}$ bus free time between a stop and a start condition |
| $\mathrm{t}_{10}$ | 300 | ns max | $\mathrm{t}_{\mathrm{F}}$, fall time of SDA when transmitting |
|  | 0 | $n \mathrm{nmin}$ | $\mathrm{t}_{\mathrm{R}}$, rise time of SCL and SDA when receiving (CMOS-compatible) |
| $\mathrm{t}_{11}$ | 300 | ns max | $t_{f}$, fall time of SDA when transmitting |
|  | 0 | $n \mathrm{nmin}$ | $t_{f}$, fall time of SDA when receiving (CMOS-compatible) |
|  | 300 | ns max | $t_{F}$, fall time of SCL and SDA when receiving |
|  | $20+0.1 C_{\text {B }}$ | $n \mathrm{nmin}$ | $t_{F}$, fall time of SCL and SDA when transmitting |
| $\mathrm{CB}^{4}$ | 400 | pF max | Capacitive load for each bus line |

[^5]

Figure 6. ${ }^{2}$ C Interface Timing Diagram

## ABSOLUTE MAXIMUM RATINGS

Transient currents of up to 100 mA do not cause SCR latch-up.
$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.
Table 8.

| Parameter | Rating |
| :---: | :---: |
| $\mathrm{AV}_{\text {DD }}$ to AGND | -0.3 V to +7 V |
| DV ${ }_{\text {D }}$ to DGND | -0.3 V to +7 V |
| Digital Inputs to DGND | -0.3 V to $\mathrm{DV} \mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| Digital Outputs to DGND | -0.3 V to $\mathrm{DV} \mathrm{VD}+0.3 \mathrm{~V}$ |
| VREF to AGND | -0.3 V to +7 V |
| REFOUT to AGND | -0.3 V to +7 V |
| AGND to DGND | -0.3 V to +0.3 V |
| VOUTX to AGND | -0.3 V to $\mathrm{AV} \mathrm{DD}+0.3 \mathrm{~V}$ |
| Operating Temperature Range Commercial (B Version) | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Junction Temperature ( $\mathrm{T}_{\mathrm{J}}$ max) | $150^{\circ} \mathrm{C}$ |
| 64-Lead LFCSP, $\theta_{\text {JA }}$ | $22^{\circ} \mathrm{C} / \mathrm{W}$ |
| 52-Lead LQFP, $\theta_{\mathrm{JA}}$ | $38^{\circ} \mathrm{C} / \mathrm{W}$ |
| Reflow Soldering Peak Temperature | $230^{\circ} \mathrm{C}$ |

Stresses above absolute maximum ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ESD CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.

## AD5390/AD5391/AD5392

## PIN CONFIGURATON AND FUNCTION DESCRIPTIONS



Figure 7. AD5390/AD5391 LFCSP Pin Configuration


Figure 8. AD5392 LFCSP Pin Configuration


Figure 9. AD5390/AD5391 LQFP Pin Configuration


Figure 10. AD5392 LQFP Pin Configuration

Table 9. Pin Function Descriptions

| Mnemonic | Function |
| :---: | :---: |
| VOUT X | Buffered Analog Outputs for Channel X. Each analog output is driven by a rail-to-rail output amplifier operating at a gain of 2 . Each output is capable of driving an output load of $5 \mathrm{k} \Omega$ to ground. Typical output impedance is $0.5 \Omega$. |
| SIGNAL_GND 1, SIGNAL_GND 2 | Analog Ground Reference Points for each group of eight output channels. All SIGNAL_GND pins are tied together internally and should be connected to the AGND plane as close as possible to the AD539x. |
| DAC_GND 1, DAC_GND 2 | Each group of eight channels contains a DAC_GND pin. This is the ground reference point for the internal 14-bit DACs. These pins should be connected to the AGND plane. |
| AGND 1, AGND 2 | Analog Ground Reference Point. Each group of eight channels contains an AGND pin. All AGND pins should be connected externally to the AGND plane. |
| $A V_{D D} 1, A V_{D D} 2$ | Analog Supply Pins. Each group of eight channels has a separate $A V_{D D}$ pin. These pins should be decoupled with 0.1 uF ceramic capacitors and $10 \mu \mathrm{~F}$ tantalum capacitors. Operating range is $5 \mathrm{~V} \pm 10 \%$. |
| DGND | Ground for All Digital Circuitry. |
| DV ${ }_{\text {D }}$ | Logic Power Supply. Guaranteed operating range is 2.7 V to 5.5 V . Recommended that these pins be decoupled with $0.1 \mu \mathrm{~F}$ ceramic capacitors and $10 \mu \mathrm{~F}$ tantalum capacitors to DGND. |
| REF_GND | Ground Reference Point for the Internal Reference. Connect to AGND. |
| REFOUT/REFIN | The AD539x contains a common REFOUT/REFIN pin. When the internal reference is selected, this pin is the reference output. If the application necessitates the use of an external reference, it can be applied to this pin and the internal reference disabled via the control register. The default for this pin is a reference input. |
| MON_OUT | Analog Output Pin. When the monitor function is enabled on the AD5390/AD5391, the MON_OUT acts as the output of a 16-to-1 channel multiplexer that can be programmed to multiplex any channel output to the MON_OUT pin. When the monitor function is enabled on the AD5392, the MON_OUT acts as the output of an 8-to-1 channel multiplexer that can be programmed to multiplex any channel output to the MON_OUT pin. The MON_OUT pin output impedance is typically $500 \Omega$ and is intended to drive a high input impedance such as that exhibited by SAR ADC inputs. |
| MON_IN 1, MON_IN 2 | Monitor Input Pins. The AD539x contains two monitor input pins to which the user can connect input signals (within the maximum ratings of the device) for monitoring purposes. Any of the signals applied to the MON_IN pins along with the output channels can be switched to the MON_OUT pin via software. An external ADC, for example, can be used to monitor these signals. |
| $\overline{\text { SYNC/ADO }}$ | Serial Interface Pin. This is the frame synchronization input signal for the serial interface. When taken low, the internal counter is enabled to count the required number of clocks before the addressed register is updated. <br> In $I^{2} \mathrm{C}$ mode, ADO acts as a hardware address pin. |
| DCEN/AD1 | Interface Control Pin. Operation is determined by the interface select bit SPI/ $/{ }^{2} \mathrm{C}$. <br> Serial Interface Mode: Daisy-Chain Select Input (level-sensitive, active high). When high, this pin enables daisy-chain operation to allow a number of devices to be cascaded together. <br> $I^{2} \mathrm{C}$ Mode: This pin acts as a hardware address pin used in conjunction with ADO to determine the software address for this device on the $I^{2} \mathrm{C}$ bus. |
| SDO | Serial Data Output. Three-state CMOS output. SDO can be used for daisy-chaining a number of devices together. Data is clocked out on SDO on the rising edge of SCLK and is valid on the falling edge of SCLK. |
| $\overline{\text { BUSY }}$ | Digital CMOS Output. $\overline{B U S Y}$ goes low during internal calculations of the data (x2) loaded to the DAC data register. During this time, the user can continue writing new data to further the $\mathrm{x} 1, \mathrm{c}$, and m registers (these are stored in a FIFO), but no further updates to the DAC registers and DAC outputs can take place. If $\overline{\mathrm{LDAC}}$ is taken low while $\overline{B U S Y}$ is low, this event is stored. $\overline{\text { BUSY }}$ also goes low during power-on reset and when the $\overline{\text { RESET }}$ pin is low. During this time the interface is disabled and any events on $\overline{\text { LDAC }}$ are ignored. A CLR operation also brings $\overline{B U S Y}$ low. |
| $\overline{\text { LDAC }}$ | Load DAC Logic Input (active low). If $\overline{\overline{L D A C}}$ is taken low while $\overline{B U S Y}$ is inactive (high), the contents of the input registers are transferred to the DAC registers and the DAC outputs are updated. If $\overline{\mathrm{LDAC}}$ is taken low while $\overline{B U S Y}$ is active and internal calculations are taking place, the $\overline{\mathrm{LDAC}}$ event is stored and the DAC registers are updated when $\overline{\mathrm{BUSY}}$ goes inactive. However, any events on $\overline{\text { LDAC }}$ during power-on reset or $\overline{\text { RESET }}$ are ignored. |
| $\overline{\mathrm{CLR}}$ | Asynchronous Clear Input. The $\overline{\mathrm{CLR}}$ input is falling edge sensitive. While $\overline{\mathrm{CLR}}$ is low, all $\overline{\mathrm{LDAC}}$ pulses are ignored. When $\overline{C L R}$ is activated, all channels are updated with the data contained in the $\overline{C L R}$ code register. $\overline{B U S Y}$ is low for a duration of $20 \mu \mathrm{~s}$ (AD5390/AD5391) and $15 \mu \mathrm{~s}$ (AD5392) while all channels are being updated with the $\overline{\mathrm{CLR}}$ code. |
| $\overline{\text { RESET }}$ | Asynchronous Digital Reset Input (falling edge sensitive). The function of this pin is equivalent to that of the power-on reset generator. When this pin is taken low, the state machine initiates a reset sequence to digitally reset the $\mathrm{x} 1, \mathrm{~m}, \mathrm{c}, \mathrm{and}$ x 2 registers to their default power-on values. This sequence takes $270 \mu \mathrm{~s}$ maximum. This falling edge of $\overline{\mathrm{RESET}}$ initiates the RESET process and $\overline{B U S Y}$ goes low for the duration, returning high when $\overline{\text { RESET }}$ is complete. While $\overline{B U S Y}$ is low, all interfaces are disabled and all $\overline{\text { LDAC }}$ pulses are ignored. When $\overline{\mathrm{BUSY}}$ returns high, the part resumes normal operation and the status of the $\overline{\text { RESET }}$ pin is ignored until the next falling edge is detected. |

## AD5390/AD5391/AD5392

| Mnemonic | Function |
| :---: | :---: |
| PD | Power-Down (level-sensitive, active high). Used to place the device in low power mode, in which the device consumes $1 \mu \mathrm{~A}$ analog current and $20 \mu \mathrm{~A}$ digital current. In power-down mode, all internal analog circuitry is placed in low power mode; the analog output is configured as high impedance outputs or provides a $100 \mathrm{k} \Omega$ load to ground, depending on how the power-down mode is configured. The serial interface remains active during power-down. |
| SPI/ $/ \overline{I^{2} \mathrm{C}}$ | Interface Select Input Pin. When this input is low, ${ }^{2} \mathrm{C}$ mode is selected. When this input is high, SPI mode is selected. |
| SCLK/SCL | Interface Clock Input Pin. In SPI-compatible serial interface mode, this pin acts as a serial clock input. It operates at clock speeds up to 50 MHz . <br> $I^{2} \mathrm{C}$ mode: In $I^{2} \mathrm{C}$ mode, this pin performs the SCL function, clocking data into the device. Data transfer rate in $I^{2} \mathrm{C}$ mode is compatible with both 100 kHz and 400 kHz operating modes. |
| DIN/SDA | Interface Data Input Pin. <br> SPI/ $/ \overline{I^{2} C}=1$ : This pin acts as the serial data input. Data must be valid on the falling edge of SCLK. <br> $S P I / \overline{I^{C} C}=0, I^{2} \mathrm{C}$ mode: In $I^{2} \mathrm{C}$ mode, this pin is the serial data pin (SDA) operating as an open drain input/output. |
| Exposed Pad (LFCSP only) | This pad should be connected to the ground plane. |

## TERMINOLOGY

## Relative Accuracy or Endpoint Linearity (INL)

A measure of the maximum deviation from a straight line passing through the endpoints of the DAC transfer function. It is measured after adjusting for zero-scale error and full-scale error and is expressed in least significant bits (LSBs).

## Differential Nonlinearity (DNL)

The difference between the measured change and the ideal 1 LSB change between any two adjacent codes. A specified differential nonlinearity of 1 LSB maximum ensures monotonicity.

## Zero-Scale Error

The error in the DAC output voltage when all 0s are loaded into the DAC register. Ideally, with all 0 s loaded to the DAC and $\mathrm{m}=$ all $1 \mathrm{~s}, \mathrm{c}=2^{\mathrm{n}-1}, \operatorname{VOUT}_{\text {(Zero-Scale) }}=0 \mathrm{~V}$.

Zero-scale error is a measure of the difference between VOUT (actual) and VOUT (ideal) expressed in mV . It is mainly caused by offsets in the output amplifier.

## Offset Error

A measure of the difference between VOUT (actual) and VOUT (ideal) expressed in mV in the linear region of the transfer function. Offset error is measured on the AD539x-5 with code 32 loaded in the DAC register and with code 64 loaded in the DAC register on the AD539x-3.

## Gain Error

The deviation in slope of the DAC transfer characteristic from ideal and is expressed in \% FSR with the DAC output unloaded. Gain error is specified in the linear region of the output range between VOUT $=10 \mathrm{mV}$ and VOUT $=\mathrm{AV}$ DD -50 mV .

## DC Crosstalk

The dc change in the output level of one DAC at midscale in response to a full-scale code (all 0 s to all 1 s and vice versa) and the output change of all other DACs. It is expressed in LSBs.

## DC Output Impedance

The effective output source resistance. It is dominated by package lead resistance.

## Output Voltage Settling Time

The amount of time it takes for the output of a DAC to settle to a specified level for a $1 / 4$ to $3 / 4$ full-scale input change. It is measured from the rising edge of BUSY.

## Digital-to-Analog Glitch Energy

The amount of energy injected into the analog output at the major code transition. It is specified as the area of the glitch in nV -s. It is measured by toggling the DAC register data between $0 \times 1$ FFF and $0 \times 2000$.

## DAC-to-DAC Crosstalk

The glitch impulse that appears at the output of one DAC due to both the digital change and subsequent analog output change at another DAC. The victim channel is loaded with midscale, and DAC-to-DAC crosstalk is specified in nV -s.

## Digital Crosstalk

The glitch impulse transferred to the output of one converter due to a change in the DAC register code of another converter is defined as the digital crosstalk and is specified in nV -s.

## Digital Feedthrough

When the device is not selected, high frequency logic activity on the device's digital inputs can be capacitively coupled both across and through the device to show up as noise on the VOUT pins. It can also be coupled along the supply and ground lines. This noise is digital feedthrough.

## Output Noise Spectral Density

This is a measure of internally generated random noise. Random noise is characterized as a spectral density (voltage per $\sqrt{ } \mathrm{Hz}$ ). It is measured by loading all DACs to midscale and measuring noise at the output. It is measured in $\mathrm{nV} /(\mathrm{Hz})^{1 / 2}$ in a 1 Hz bandwidth at 10 kHz .

## AD5390/AD5391/AD5392

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 11. AD5390-5/AD5392-5 Typical INL Plot


Figure 12. AD5390-3/AD5392-3 INL Plot


Figure 13. AD5390/AD5392 INL Histogram Plot


Figure 14. Typical AD5391-5 INL Plot


Figure 15. Typical AD5391-3 INL Plot


Figure 16. AD539x REFOUT Temperature Coefficient


Figure 17. AD539x Exiting Soft Power-Down


Figure 18. AD539x Exiting Hardware Power-Down


Figure 19. AD539x Power-Up Transient


Figure 20. AD539x-5 Source and Sink Capability


Figure 21. Headroom at Rails vs. Source/Sink Current


Figure 22. AD539x-5 Glitch Impulse Energy

## AD5390/AD5391/AD5392



Figure 23. AD539x-3 Glitch Impulse


Figure 24. AD539x Slew Rate Boost Off


Figure 25. AD539x Slew Rate Boost On


Figure 26. AD539x Dlod Histogram


Figure 27. AD539x Adjacent Channel Crosstalk


Figure 28. AD539x REFOUT Noise Spectral Density


Figure 29. 0.1 Hz to 10 Hz Output Noise Plot


Figure 30. AD539x-3 Source and Sink Current Capability

## AD5390/AD5391/AD5392

## FUNCTIONAL DESCRIPTION

## DAC ARCHITECTURE

The AD5390/AD5391 are complete single-supply, 16-channel, voltage output DACs offering a resolution of 14 bits and 12 bits, respectively. The AD5392 is a complete single-supply, 8 -channel, voltage output DAC offering 14-bit resolution. All devices are available in a 64-lead LFCSP and 52-lead LQFP, and feature serial interfaces. This family includes an internal select-able $1.25 \mathrm{~V} / 2.5 \mathrm{~V}, 10 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ reference that can be used to drive the buffered reference inputs (alternatively, an external reference can be used to drive these inputs). All channels have an on-chip output amplifier with rail-to-rail output capable of driving a $5 \mathrm{k} \Omega$ load in parallel with a 200 pF capacitance.

The architecture of a single DAC channel consists of a 12-bit and 14-bit resistor-string DAC followed by an output buffer amplifier operating at a gain of 2 . This resistor-string architecture guarantees DAC monotonicity. The 12 -bit and 14 -bit binary digital code loaded to the DAC register determines at what node on the string the voltage is tapped off before being fed to the output amplifier. Each channel on these devices contains independent offset and gain control registers, allowing the user to digitally trim offset and gain.


Figure 31. Single-Channel Architecture
These registers let the user calibrate out errors in the complete signal chain including the DAC using the internal m and c registers, which hold the correction factors. All channels are double-buffered, allowing synchronous updating of all channels using the LDAC pin. Figure 31 shows a block diagram of a single channel on the AD5390/AD5391/AD5392.

The digital input transfer function for each DAC can be represented as

$$
x 2=\left((m+2) / 2^{n}\right) \times x 1+\left(c-2^{n-1}\right)
$$

where:
$x 2$ is the data-word loaded to the resistor-string DAC. $x 1$ is the 12 -bit and 14 -bit data-word written to the DAC input register.
$m$ is the 12 -bit and 14-bit gain coefficient (default is all $0 \times 3$ FFE on the AD5390/AD5392 and 0xFFE on the AD5391). The LSB of the gain coefficient is zero.
$n=$ DAC resolution ( $n=14$ for the AD5390/AD5392 and
$n=12$ for the AD5391).
$c$ is the 12 -bit and 14-bit offset coefficient (default is $0 \times 2000$ on the AD5390/AD5392 and 0x800 on the AD5391).

The complete transfer function for these devices can be represented as

$$
V O U T=2 \times V R E F \times x 2 / 2^{n}
$$

where:
$x 2$ is the data-word loaded to the resistor-string DAC. $V_{\text {REF }}$ is the reference voltage applied to the REFIN/REFOUT pin on the DAC when an external reference is used ( 2.5 V for specified performance on the AD539x-5 products and 1.25 V on the AD539x-3 products).

## DATA DECODING

## AD5390/AD5392

The AD5390/AD5392 contain an internal 14-bit data bus. The input data is decoded depending on the data loaded to the REG1 and REG0 bits of the input serial register. This is shown in Table 10.

Data from the serial input register is loaded into the addressed DAC input register, offset (c) register, or gain (m) register. The format data, and the offset (c) and gain (m) register contents are shown in Table 11 to Table 13.

Table 10. Register Selection

| REG1 | REG0 | Register Selected |
| :--- | :--- | :--- |
| 1 | 1 | Input data register (x1) |
| 1 | 0 | Offset register (c) |
| 0 | 1 | Gain register (m) |
| 0 | 0 | Special function registers (SFRs) |

Table 11. AD5390/AD5392 DAC Data Format (REG1 = 1, REG0 = 1)

| DB13 to DB0 |  | DAC Output (V) |  |
| :--- | :--- | :--- | :--- |
| 11 | 1111 | 1111 | 1111 |
| 11 | 1111 | 1111 | 1110 |
| 10 | 2000 | 0000 | 0001 |
| 10 | 2 V $_{\text {REF }} \times(16383 / 16384)$ |  |  |
| 10 | 0000 | 0000 | 0000 |
| 01 | 1111 | 1111 | 1111 |
| 00 | 0000 | 0000 | 0001 |
| 00 | 0000 | 0000 | 0000 |

Table 12. AD5390/AD5392 Offset Data Format (REG1 = 1, REG0 = 0)

| DB13 to DBO |  |  | Offset (LSB) |
| :--- | :--- | :--- | :--- |
| 111111 | 1111 | 1111 | +8191 |
| 111111 | 1111 | 1110 | +8190 |
| 100000 | 0000 | 0001 | +1 |
| 100000 | 0000 | 0000 | +0 |
| 011111 | 1111 | 1111 | -1 |
| 000000 | 0000 | 0001 | -8191 |
| 000000 | 0000 | 0000 | -8192 |

Table 13. AD5390/AD5392 Gain Data Format (REG1 = 0, REG0 = 1)

| DB13 to DB0 |  | Gain Factor |  |
| :--- | :--- | :--- | :--- |
| 111111 | 1111 | 1110 | 1 |
| 101111 | 1111 | 1110 | 0.75 |
| 011111 | 1111 | 1110 | 0.5 |
| 001111 | 1111 | 1110 | 0.25 |
| 000000 | 0000 | 0000 | 0 |

## AD5391

The AD5391contains an internal 12-bit data bus. The input data is decoded depending on the value loaded to the REG1 and REG0 bits of the input serial register. The input data from the serial input register is loaded into the addressed DAC input register, offset (c) register, or gain (m) register. The format data and the offset (c) and gain (m) register contents are shown in Table 14 to Table 16.

Table 14. AD5391 DAC Data Format (REG1 = 1, REG0 = 1)

| DB11 to DB0 |  | DAC Output (V) |  |
| :--- | :--- | :--- | :--- |
| 1111 | 1111 | 1111 | $2 \mathrm{~V}_{\text {REF }} \times(4095 / 4096)$ |
| 1111 | 1111 | 1110 | $2 \mathrm{~V}_{\text {REF }} \times(4094 / 4096)$ |
| 1000 | 0000 | 0001 | $2 \mathrm{~V}_{\text {REF }} \times(2049 / 4096)$ |
| 1000 | 0000 | 0000 | $2 \mathrm{~V}_{\text {REF }} \times(2048 / 4096)$ |
| 0111 | 1111 | 1111 | $2 \mathrm{~V}_{\text {REF }} \times(2047 / 4096)$ |
| 0000 | 0000 | 0001 | $2 \mathrm{~V}_{\text {REF }} \times(1 / 4096)$ |
| 0000 | 0000 | 0000 | 0 |

Table 15. AD5391 Offset Data Format (REG1 = 1, REG0 = 0)

| DB11 to DBO |  |  | Offset (LSB) |
| :--- | :--- | :--- | :--- |
| 1111 | 1111 | 1111 | +2047 |
| 1111 | 1111 | 1110 | +2046 |
| 1000 | 0000 | 0001 | +1 |
| 1000 | 0000 | 0000 | +0 |
| 011 | 1111 | 1111 | -1 |
| 0000 | 0000 | 0001 | -2047 |
| 0000 | 0000 | 0000 | -2048 |

Table 16. AD5391 Gain Data Format (REG1 = 0, REG0 = 1)

| DB11 to DB0 |  | Gain Factor |  |
| :--- | :--- | :--- | :--- |
| 1111 | 1111 | 1110 | 1 |
| 1011 | 1111 | 1110 | 0.75 |
| 0111 | 1111 | 1110 | 0.5 |
| 0011 | 1111 | 1110 | 0.25 |
| 0000 | 0000 | 0000 | 0 |

## AD5390/AD5391/AD5392

## INTERFACES

The AD5390/AD5391/AD5392 contain a serial interface that can be programmed to be DSP-, SPI-, and MICROWIREcompatible, or $\mathrm{I}^{2} \mathrm{C}$-compatible. The $\mathrm{SPI} / \overline{\mathrm{I}^{2} \mathrm{C}}$ pin is used to select the interface mode.

To minimize both the power consumption of the device and the on-chip digital noise, the interface fully powers up only when the device is being written to, that is, on the falling edge of SYNC.

## DSP-, SPI-, AND MICROWIRE-COMPATIBLE SERIAL INTERFACE

The serial interface can be operated with a minimum of three wires in standalone mode or four wires in daisy-chain mode. Daisy-chaining allows many devices to be cascaded together to increase system channel count. The SPI/ $/ \overline{\mathrm{I}^{2} \mathrm{C}}$ pin is tied to a

Logic 1 pin to configure this mode of operation. The serial interface control pins are described in Table 17.

Table 17. Serial Interface Control Pins

| Pin | Description |
| :--- | :--- |
| $\overline{\text { SYNC, DIN, SCLK }}$ | Standard 3-wire interface pins. |
| DCEN | Selects standalone mode or daisy-chain mode. |
| SDO | Data out pin for daisy-chain mode. |

Figure 2 to Figure 4 show timing diagrams for a serial write to the AD5390/AD5391/AD5392 in both standalone and daisychain mode. The 24-bit data-word format for the serial interface is shown in Table 18 to Table 20. Descriptions of the bits follow in Table 21.

Table 18. AD5390 16-Channel, 14-Bit DAC Serial Input Register Configuration

| MSB |
| :--- | :--- |
| LSB |



Table 19. AD5391 16-Channel, 12-Bit DAC Serial Input Register Configuration


Table 20. AD5392 8-Channel, 14-Bit DAC Serial Input Register Configuration


Table 21. Serial Input Register Configuration Bit Descriptions

| Bit | Description |
| :--- | :--- |
| $\bar{A} / B$ | When toggle mode is enabled, this bit selects whether the data write is to the A or B register. With toggle mode <br> disabled, this bit should be set to zero to select the A data register. |
| R/D | The read or write control bit. <br> Used to address the input channels. |
| REG1 and REG0 | Uelect the register to which data is written, as outlined in Table 10. <br> DB13 to DB0 <br> Contain the input data-word. |

## Standalone Mode

By connecting the daisy-chain enable (DCEN) pin low, standalone mode is enabled. The serial interface works with both a continuous and a noncontinuous serial clock. The first falling edge of $\overline{\text { SYNC }}$ starts the write cycle and resets a counter that counts the number of serial clocks to ensure that the correct number of bits is shifted into the serial shift register. Any further edges on $\overline{\text { SYNC }}$ (except for a falling edge) are ignored until 24 bits are clocked in. Once 24 bits have been shifted in, the SCLK is ignored. For another serial transfer to take place, the counter must be reset by the falling edge of $\overline{\text { SYNC }}$.

## Daisy-Chain Mode

For systems that contain several devices, the SDO pin can be used to daisy-chain the devices together. This daisy-chain mode can be useful in system diagnostics and for reducing the number of serial interface lines.

By connecting the DCEN pin high, daisy-chain mode is enabled. The first falling edge of SYNC starts the write cycle. The SCLK is continuously applied to the input shift register when $\overline{\text { SYNC }}$ is low. If more than 24 clock pulses are applied, the data ripples out of the shift register and appears on the SDO line. This data is clocked out on the rising edge of SCLK and is valid on the falling edge. By connecting the SDO of the first device to the DIN input on the next device in the chain, a multidevice interface is constructed. For each device in the system, 24 clock pulses are required. Therefore, the total number of clock cycles must equal $24 N$ where $N$ is the total number of AD539x devices in the chain.

When the serial transfer to all devices is complete, $\overline{\mathrm{SYNC}}$ is taken high. This latches the input data in each device in the daisy chain and prevents any further data from being clocked into the input shift register.

If $\overline{\text { SYNC }}$ is taken high before 24 clocks are clocked into the part, it is considered a bad frame and the data is discarded.

The serial clock can be either a continuous or a gated clock. A continuous SCLK source can be used only if the $\overline{\text { SYNC }}$ can be held low for the correct number of clock cycles. In gated clock mode, a burst clock containing the exact number of clock cycles must be used and $\overline{\text { SYNC }}$ taken high after the final clock to latch the data.

## Readback Mode

Readback mode is invoked by setting the $\mathrm{R} / \overline{\mathrm{W}}$ bit $=1$ in the serial input register write sequence. With $\mathrm{R} / \overline{\mathrm{W}}=1$, Bit A3 to Bit A0 in association with Bits REG1 and REG0 select the register to be read. The remaining data bits in the write sequence are don't care bits. During the next SPI write, the data appearing on the SDO output contains the data from the previously addressed register. For a read of a single register, the NOP command can be used in clocking out the data from the selected register on SDO.

The readback diagram in Figure 32 shows the readback sequence. For example, to read back the $m$ register of Channel 0 on the AD539x, the following sequence should be implemented:

1. First, write 0 x 404 XXX to the AD539x input register. This configures the AD539x for read mode with the $m$ register of Channel 0 selected. Note that all data bits, DB13 to DB0, are don't care bits.
2. Follow this with a second write, a NOP condition, and $0 x 000000$. During this write, the data from the m register is clocked out on the DOUT line, that is, data clocked out contains the data from the m register in Bit DB13 to Bit DB0, and the top 10 bits contain the address information as previously written. In readback mode, the $\overline{\text { SYNC }}$ signal must frame the data. Data is clocked out on the rising edge of SCLK and is valid on the falling edge of the SCLK signal. If the SCLK idles high between the write and read operations of a readback, the first bit of data is clocked out on the falling edge of $\overline{\text { SYNC. }}$


Figure 32. Readback Operation

## AD5390/AD5391/AD5392

## $I^{2}$ C SERIAL INTERFACE

The AD5390/AD5391/AD5392 feature an I ${ }^{2} \mathrm{C}$-compatible 2-wire interface consisting of a serial data line (SDA) and a serial clock line (SCL). SDA and SCL facilitate communication between the DACs and the master at rates up to 400 kHz . Figure 6 shows the 2-wire interface timing diagram.

When selecting the $\mathrm{I}^{2} \mathrm{C}$ operating mode by configuring the $\mathrm{SPI} / \overline{\mathrm{I}^{2} \mathrm{C}}$ pin to Logic 0 , the device is connected to the $\mathrm{I}^{2} \mathrm{C}$ bus as a slave device, that is, no clock is generated by the device. The AD5390/AD5391/AD5392 have a 7-bit slave address 10101 (AD1)(AD0). The five MSBs are hard-coded and the two LSBs are determined by the state of the AD1 and AD0 pins. The hardware configuration facility for the AD1 and AD0 pins allows four of these devices to be configured on the bus.

## $1^{2}$ C Data Transfer

One data bit is transferred during each SCL clock cycle. The data on SDA must remain stable during the high period of the SCL clock pulse. Changes in SDA while SCL is high are control signals that configure START and STOP conditions. Both SDA and SCL are pulled high by the external pull-up resistors when the $\mathrm{I}^{2} \mathrm{C}$ bus is not busy.

## START and STOP Conditions

A master device initiates communication by issuing a START condition. A START condition is a high-to-low transition on SDA with SCL high. A STOP condition is a low-to-high transition on SDA, while SCL is high. A START condition from the master signals the beginning of a transmission to the AD539x. The STOP condition frees the bus. If a repeated START condition ( Sr ) is generated instead of a STOP condition, the bus remains active.

## Repeated START Condition

A repeated START (Sr) condition may indicate a change of data direction on the bus. Sr may be used when the bus master is writing to several $\mathrm{I}^{2} \mathrm{C}$ devices and does not want to relinquish control of the bus.

## Acknowledge Bit (ACK)

The acknowledge bit (ACK) is the ninth bit attached to any 8-bit data-word. An ACK is always generated by the receiving device. The AD539x devices generate an ACK when receiving an address or data by pulling SDA low during the ninth clock period.

Monitoring the ACK allows for detection of unsuccessful data transfers. An unsuccessful data transfer occurs if a receiving device is busy or if a system fault has occurred. In the event of an unsuccessful data transfer, the bus master should reattempt communication.

## AD539X Slave Addresses

A bus master initiates communication with a slave device by issuing a START condition followed by the 7 -bit slave address. When idle, the AD539x device waits for a START condition followed by its slave address. The LSB of the address word is the read/write $(\mathrm{R} / \overline{\mathrm{W}})$ bit. The AD539x devices are receive devices only and $\mathrm{R} / \overline{\mathrm{W}}=0$ when communicating with them. After receiving the proper address 1010 1(AD1) (AD0), the AD539x issues an ACK by pulling SDA low for one clock cycle. The AD539x has four user-programmable addresses determined by the AD 1 and AD 0 bits.

## I 2 C WRITE OPERATION

There are three specific modes in which data can be written to the AD539x family of DACs.

## 4-BYTE MODE

When writing to the AD539x DACs, begin with an address byte $(\mathrm{R} / \overline{\mathrm{W}}=0)$, after which the DAC acknowledges that it is prepared to receive data by pulling SDA low. The address byte is followed by the pointer byte. This addresses the specific channel in the DAC to be addressed and is also acknowledged by the DAC.

Address Bits A3 to A0 address all channels on the AD5390/ AD5391. Address Bits A2 to A0 address all channels on the AD5392. Address Bit A3 is a zero on the AD5392. Two bytes of data are then written to the DAC, as shown in Figure 33. A STOP condition follows. This lets the user update a single channel within the AD539x at any time and requires four bytes of data to be transferred from the master.


Figure 33. 4-Byte Mode $I^{2}$ C Write Operation

## AD5390/AD5391/AD5392

## 3-BYTE MODE

The 3-byte mode lets the user update more than one channel in a write sequence without having to write the device address byte each time. The device address byte is required only once and subsequent channel updates require the pointer byte and the data bytes. In 3-byte mode, the user begins with an address byte $(\mathrm{R} / \overline{\mathrm{W}}=0)$ after which the DAC acknowledges that it is prepared to receive data by pulling SDA low. The address byte is followed by the pointer byte; this addresses the specific channel in the DAC to be addressed and is also acknowledged by the DAC. Address Bits A3 to A0 address all channels on the

AD5390/AD5391. Address Bits A2 to A0 address all channels on the AD5392. Address Bit A3 is a zero on the AD5392. This is then followed by the two data bytes. REG1 and REG0 determine the register to be updated.

If a STOP condition is not sent following the data bytes, another channel can be updated by sending a new pointer byte followed by the data bytes. This mode requires only three bytes to be sent to update any channel once the device has been initially addressed and reduces the software overhead in updating the AD539x channels. A STOP condition at any time exits this mode. Figure 34 shows a typical configuration.


DATA FOR CHANNEL NEXT CHANNEL
Figure 34. 3-Byte Mode $I^{2}$ C Write Operation

## AD5390/AD5391/AD5392

## 2-BYTE MODE

The 2-byte mode lets the user update channels sequentially following initialization of this mode. The device address byte is required only once and the address pointer is configured for autoincrement or burst mode.

The user must begin with an address byte ( $R / \bar{W}=0$ ), after which the DAC acknowledges that it is prepared to receive data by pulling SDA low. The address byte is followed by a specific pointer byte ( 0 xFF ), which initiates the burst mode of operation. The address pointer initializes to Channel 0 and the data following the pointer is loaded to Channel 0 . The address pointer automatically increments to the next address.

The REG0 and REG1 bits in the data byte determine the register to be updated. In this mode, following the initialization, only the two data bytes are required to update a channel. The channel address automatically increments from Address 0 to the final address and then returns to the normal 3-byte mode of operation. This mode allows transmission of data to all channels in one block and reduces the software overhead in configuring all channels. A STOP condition at any time exits this mode. Toggle mode of operation is not supported in 2-byte mode. Figure 35 shows a typical configuration.


CHANNEL N DATA FOLLOWED BY STOP
Figure 35. 2-Byte Mode ${ }^{2}$ C C Write Operation

## AD5390/AD5391/AD5392

## AD539x ON-CHIP SPECIAL FUNCTION REGISTERS

The AD539x family of parts contains a number of special function registers (SFRs) as shown in Table 22. SFRs are addressed with REG1 $=0$ and REG0 $=0$ and are decoded using Address Bits A3 to Bit A0.
Table 22. SFR Register Functions (REG1 = 0, REG0 = 0)

| $\mathbf{R} / \overline{\mathbf{W}}$ | A3 | A2 | A1 | A0 | Function |
| :--- | :--- | :--- | :--- | :--- | :--- |
| X | 0 | 0 | 0 | 0 | NOP (no operation) |
| 0 | 0 | 0 | 0 | 1 | Write CLR code |
| 0 | 0 | 0 | 1 | 0 | Soft CLR |
| 0 | 1 | 0 | 0 | 0 | Soft power-down |
| 0 | 1 | 0 | 0 | 1 | Soft power-up |
| 0 | 1 | 1 | 0 | 0 | Control register write |
| 1 | 1 | 1 | 0 | 0 | Control register read |
| 0 | 1 | 0 | 1 | 0 | Monitor channel |
| 0 | 1 | 1 | 1 | 1 | Soft reset |

## SFR Commands

NOP (No Operation)
REG1 $=$ REG0 $=0, \mathrm{~A} 3$ to $\mathrm{A} 0=0000$
Performs no operation, but is useful in readback mode to clock out data on SDO for diagnostic purposes. $\overline{\text { BUSY }}$ outputs a low during a NOP operation.

## Write CLR Code

REG1 $=$ REG0 $=0, \mathrm{~A} 3$ to $\mathrm{A} 0=0001$
DB13 to DB0 $=$ Contain the CLR data
Bringing the $\overline{\text { CLR }}$ line low or exercising the soft clear function loads the contents of the DAC registers with the data contained in the user-configurable CLR register and sets VOUT 0 to VOUT 15, accordingly. This can be very useful not only for setting up a specific output voltage in a clear condition but for calibration purposes. For calibration, the user can load full scale or zero scale to the clear code register and then issue a hardware or software clear to load this code to all DACs, removing the need for individual writes to all DACs. Default on power-up is all zeros.

## Soft CLR

REG1 $=$ REG0 $=0, \mathrm{~A} 3$ to $\mathrm{A} 0=0010$
DB13 to DB0 $=$ Don't Care
Executing this instruction performs the CLR, which is functionally the same as that provided by the external CLR pin. The DAC outputs are loaded with the data in the CLR code register. The time taken to execute fully the SOFT CLR is $20 \mu \mathrm{~s}$ on the AD5390/AD5391 and $15 \mu \mathrm{~s}$ on the AD5392. It is indicated by the $\overline{\text { BUSY }}$ low time.

## Soft Power-Down

REG1 $=$ REG0 $=0, \mathrm{~A} 3$ to $\mathrm{A} 0=1000$
DB13 to DB0 $=$ Don't Care
Executing this instruction performs a global power-down, which puts all channels into a low power mode, reducing analog current to $1 \mu \mathrm{~A}$ maximum and digital power consumption to $20 \mu \mathrm{~A}$ maximum. In power-down mode, the output amplifier can be configured as a high impedance output or can provide a $100 \mathrm{k} \Omega$ load to ground. The contents of all internal registers are retained in power-down mode.

## Soft Power-Up

REG1 $=$ REG0 $=0, \mathrm{~A} 3$ to $\mathrm{A} 0=1001$
DB13 to DB0 $=$ Don't Care
This instruction is used to power up the output amplifiers and the internal references. The time to exit power-down mode is $8 \mu \mathrm{~s}$. The hardware power-down and software functions are internally combined in a digital OR function.

Soft Reset
REG1 $=$ REG0 $=0$, A5 to $\mathrm{A} 0=001111$
DB13 to DB0 $=$ Don't Care.
This instruction is used to implement a software reset. All internal registers are reset to their default values, which correspond to m at full scale and c at zero scale. The contents of the DAC registers are cleared, setting all analog outputs to 0 V . The soft reset activation time is $135 \mu \mathrm{~s}$ maximum.

## Monitor Channel

REG1 $=$ REG0 $=0, \mathrm{~A} 3$ to $\mathrm{A} 0=01010$
DB13 to DB8 = Contain data to address the channel to be monitored

A monitor function is provided on all devices. This feature, consisting of a multiplexer addressed via the interface, allows any channel output to be routed to the MON_OUT pin for monitoring using an external ADC. In addition to monitoring all output channels, two external inputs are also provided, allowing the user to monitor signals external to the AD539x. The channel monitor function must be enabled in the control register before any channels are routed to the MON_OUT pin. On the AD5390 and AD5392 14-bit parts, DB13 to DB8 contain the channel address for the monitored channel. On the AD5391 12-bit part, DB11 to DB6 contain the channel address for the channel to be monitored. Selecting Address 63 three-states the MON_OUT pin.

The channel monitor decoding for the AD5390/AD5392 is shown in Table 23 and the monitor decoding for the AD5391 is shown in Table 24.

Table 23. AD5390/AD5392 Channel Monitor Decoding

| REG1 | REG0 | A3 | A2 | A1 | A0 | DB13 | DB12 | DB11 | DB10 | DB9 | DB8 | DB7 to DB0 | $\begin{aligned} & \hline \text { MON_OUT } \\ & \text { (AD5390) } \end{aligned}$ | $\begin{aligned} & \hline \text { MON_OUT } \\ & \text { (AD5392) } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | X | VOUT 0 | VOUT 0 |
| 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | x | VOUT 1 | VOUT 1 |
| 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | x | VOUT 2 | VOUT 2 |
| 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | X | VOUT 3 | VOUT 3 |
| 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | X | VOUT 4 | VOUT 4 |
| 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | X | VOUT 5 | VOUT 5 |
| 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | X | VOUT 6 | VOUT 6 |
| 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | X | VOUT 7 | VOUT 7 |
| 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | X | VOUT 8 |  |
| 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | X | VOUT 9 |  |
| 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | X | VOUT 10 |  |
| 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | x | VOUT 11 |  |
| 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | x | VOUT 12 |  |
| 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | X | VOUT 13 |  |
| 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | X | VOUT 14 |  |
| 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | X | VOUT 15 |  |
| 0 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | X | MON_IN 1 | MON_IN 1 |
| 0 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | x | MON_IN 2 | MON_IN 2 |
| 0 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | X | Three-state | Three-state |

Table 24. AD5391 Channel Monitor Decoding

| REG1 | REGO | A3 | A2 | A1 | A0 | DB11 | DB10 | DB9 | DB8 | DB7 | DB6 | DB5 to DB0 | $\begin{aligned} & \hline \text { MON_OUT } \\ & \text { (AD5391) } \\ & \hline \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | X | VOUT 0 |
| 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | X | VOUT 1 |
| 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | X | VOUT 2 |
| 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | X | VOUT 3 |
| 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | X | VOUT 4 |
| 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | X | VOUT 5 |
| 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | X | VOUT 6 |
| 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | X | VOUT 7 |
| 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | X | VOUT 8 |
| 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | X | VOUT 9 |
| 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | X | VOUT 10 |
| 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | X | VOUT 11 |
| 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | X | VOUT 12 |
| 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | X | VOUT 13 |
| 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | X | VOUT 14 |
| 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | X | VOUT 15 |
| 0 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | X | MON_IN 1 |
| 0 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | X | MON_IN 2 |
| 0 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | X | Undefined |
| 0 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | . | . | . | . | X | Undefined |
| 0 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | X | Undefined |
| 0 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | X | Three-state |

## AD5390/AD5391/AD5392

## CONTROL REGISTER WRITE

Table 25 shows the control register contents for the AD5390 and the AD5392. Table 26 provides bit descriptions. Note that REG1 $=$ REG0 $=$ 0 , A 3 to $\mathrm{A} 0=1100$, and DB 13 to DB 0 contain the control register data.

Table 25. AD5390/AD5392 Control Register Contents

| MSB |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| CR13 | CR12 | CR11 | CR10 | CR9 | CR8 | CR7 | CR6 | CR5 | CR4 | CR3 | CR2 | CR1 | CR0 |

Table 26. AD5390 and AD5392 Bit Descriptions

| Bit | Description |
| :---: | :---: |
| CR13 | Power-Down Status. This bit is used to configure the output amplifier state in power-down mode. CR13 = 1: Amplifier output is high impedance (default on power-up). <br> $C R 13=0$ : Amplifier output is $100 \mathrm{k} \Omega$ to ground. |
| CR12 | REF Select. This bit selects the operating internal reference for the AD539x. CR12 is programmed as follows: CR12 $=1$ : Internal reference is 2.5 V (AD5390-2/AD5392-5 default). Recommended operating reference for AD539x-5. CR12 $=0$ : Internal reference is 1.25 V (AD5390-3/AD5392-3 default). Recommended operating reference for AD5390-3 and AD5392-3. |
| CR11 | Current Boost Control. This bit is used to boost the current in the output amplifier, thus altering its slew rate and is configured as follows: <br> CR11 = 1: Boost mode on. This maximizes the bias current in the output amplifier, optimizing its slew rate but increasing the power dissipation. <br> CR11 $=0$ : Boost mode off (default on power-up). This reduces the bias current in the output amplifier and reduces the overall power consumption. |
| CR10 | Internal/External Reference. This bit determines if the DAC uses its internal reference or an external reference. CR10 $=1$ : Internal reference enabled. Reference output depends on data loaded to CR12. <br> $C R 10=0$ : External reference selected (default on power-up). |
| CR9 | Channel Monitor Enable (see Table 23). <br> CR9 = 1: Monitor enabled. This enables the channel monitor function. Following a write to the monitor channel in the SFR register, the selected channel output is routed to the MON_OUT pin. <br> CR9 $=0$ : Monitor disabled (default on power-up). When monitor is disabled, the MON_OUT pin is three-stated. |
| CR8 | Thermal Monitor Function. When enabled, this function is used to monitor the internal die temperature of the AD5390/AD5392. The thermal monitor powers down the output amplifiers when the temperature exceeds $130^{\circ} \mathrm{C}$. This function can be used to protect the device when the power dissipation of the device may be exceeded, if a number of output channels are simultaneously short circuited. A soft power-up re-enables the output amplifiers if the die temperature has dropped below $130^{\circ} \mathrm{C}$. <br> CR8 $=1$ :Thermal monitor enabled. <br> CR8 $=0$ : Thermal monitor disabled (default on power-up). |
| CR7 to CR4 | Don't Care. |
| CR3 to CR2 | Toggle Function Enable. This function lets the user toggle the output between two codes loaded to the $A$ and $B$ register for each DAC. Control Register Bits CR3 and CR2 are used to enable individual groups of eight channels for operation in toggle mode on the AD5390 and AD5392, as follows: <br> CR3 Group 1 Channel 8 to Channel 15 <br> CR2 Group 0 Channel 0 to Channel 7 <br> CR2 is the only active bit on the AD5392. Logic 1 written to any bit enables a group of channels and Logic 0 disables a group. $\overline{\text { LDAC }}$ is used to toggle between the two registers. |
| CR1 to CR0 | Don't Care. |

Table 27 shows the control register contents of the AD5391. Table 28 provides bit descriptions. Note that REG1 $=$ REG0 $=0$, A 3 to $\mathrm{A} 0=1100$, and DB 13 to DB 0 contain the control register data.

Table 27. AD5391 Control Register Contents


| CR11 | CR10 | CR9 | CR8 | CR7 | CR6 | CR5 | CR4 | CR3 | CR2 | CR1 | CR0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Table 28. AD5391 Bit Descriptions

| Bit | Description |
| :---: | :---: |
| CR11 | Power-Down Status. This bit is used to configure the output amplifier state in power-down mode. CR11 = 1: Amplifier output is high impedance (default on power-up). <br> CR11 = 0: Amplifier output is $100 \mathrm{k} \Omega$ to ground. |
| CR10 | REF Select. This bit selects the operating internal reference for the AD5391. CR10 is programmed as follows: CR10 = 1: Internal reference is 2.5 V (AD5391-5 default). Recommended operating reference for AD5391-5. CR10 $=0$ : Internal reference is 1.25 V (AD5391-3 default). Recommended operating reference for AD5391-3. |
| CR9 | Current Boost Control. This bit is used to boost the current in the output amplifier, thus altering its slew rate. This bit is configured as follows: <br> CR9 = 1: Boost mode on. This maximizes the bias current in the output amplifier, optimizing its slew rate but increasing the power dissipation. <br> CR9 $=0$ : Boost mode off (default on power-up). This reduces the bias current in the output amplifier and reduces the overall power consumption. |
| CR8 | Internal/External Reference. This bits determines if the DAC uses its internal reference or an external reference. CR8 $=1$ : Internal reference enabled. Reference output depends on data loaded to CR10. <br> $C R 8=0$ : External reference selected (default on power-up). |
| CR7 | Channel Monitor Enable (see Table 24). <br> $C R 7=1$ : Monitor enabled. This enables the channel monitor function. Following a write to the monitor channel in the SFR register, the selected channel output is routed to the MON_OUT pin. <br> CR7 $=0$ : Monitor disabled (default on power-up). When monitor is disabled, the MON_OUT pin is three-stated. |
| CR6 | Thermal Monitor Function. When enabled, this function is used to monitor the internal die temperature of the AD5391, when enabled. The thermal monitor powers down the output amplifiers when the temperature exceeds $130^{\circ} \mathrm{C}$. This function can be used to protect the device in cases where the power dissipation of the device may be exceeded, if a number of output channels are simultaneously short circuited. A soft power-up re-enables the output amplifiers if the die temperature has dropped below $130^{\circ} \mathrm{C}$. <br> CR6 $=1$ : Thermal monitor enabled. <br> CR6 $=0$ : Thermal monitor disabled (default on power-up). |
| CR5 to CR2 | Don't Care. |
| CR1 to CR0 | Toggle Function Enable. This function lets the user toggle the output between two codes loaded to the A and B register for each DAC. Control Register Bit CR3 and Bit CR2 are used to enable individual groups of eight channels for operation in toggle mode on the AD5391, as follows: <br> CR1 Group 1 Channel 8 to Channel 15 <br> CRO Group 0 Channel 0 to Channel 7 <br> Logic 1 written to any bit enables a group of channels and Logic 0 disables a group. $\overline{\operatorname{LDAC}}$ is used to toggle between the two registers. |

## AD5390/AD5391/AD5392

## HARDWARE FUNCTIONS

## RESET FUNCTION

Bringing the $\overline{\text { RESET }}$ line low resets the contents of all internal registers to their power-on reset state. $\overline{\mathrm{RESET}}$ is a negative edgesensitive input. The default corresponds to $m$ at full scale and c at zero scale. The contents of all DAC registers are cleared by setting the outputs to 0 V . This sequence takes $270 \mu \mathrm{~s}$ maximum. The falling edge of $\overline{\text { RESET }}$ initiates the reset process. $\overline{\text { BUSY }}$ goes low for the duration, returning high when $\overline{\mathrm{RESET}}$ is complete. While $\overline{\text { BUSY }}$ is low, all interfaces are disabled and all $\overline{\text { LDAC }}$ pulses are ignored. When $\overline{\mathrm{BUSY}}$ returns high, the part resumes normal operation, and the status of the $\overline{\text { RESET }}$ pin is ignored until the next falling edge is detected.

## ASYNCHRONOUS CLEAR FUNCTION

$\overline{\mathrm{CLR}}$ is negative-edge-triggered and $\overline{\mathrm{BUSY}}$ goes low for the duration of the $\overline{\mathrm{CLR}}$ execution. Bringing the $\overline{\mathrm{CLR}}$ line low clears the contents of the DAC registers to the data contained in the user-configurable $\overline{\mathrm{CLR}}$ register and sets the analog outputs accordingly. This function can be used in system calibration to load zero scale and full scale to all channels together. The execution time for a $\overline{\mathrm{CLR}}$ is $20 \mu$ s on the AD5390/AD5391 and $15 \mu$ s on the AD5392.

## $\overline{B U S Y}$ AND $\overline{\text { LDAC }}$ FUNCTIONS

$\overline{\text { BUSY }}$ is a digital CMOS output indicating the status of the AD539x devices. $\overline{\text { BUSY }}$ goes low during internal calculations of x 2 data. If $\overline{\mathrm{LDAC}}$ is taken low while $\overline{\mathrm{BUSY}}$ is low, this event is stored. The user can hold the $\overline{\mathrm{LDAC}}$ input permanently low and, in this case, the DAC outputs update immediately after $\overline{\text { BUSY }}$ goes high. $\overline{\text { BUSY }}$ also goes low during a power-on reset and when a falling edge is detected on the $\overline{\text { RESET }}$ pin. During this time, all interfaces are disabled and any events on $\overline{\text { LDAC }}$ are ignored.

The AD539x products contain an extra feature whereby a DAC register is not updated unless its x 2 register has been written to since the last time $\overline{\mathrm{LDAC}}$ was brought low. Normally, when $\overline{\text { LDAC }}$ is brought low, the DAC registers are filled with the contents of the x 2 registers. However, these devices update the DAC register only if the x 2 data has changed, thereby removing unnecessary digital crosstalk.

## POWER-ON RESET

The AD539x products contain a power-on reset generator and state machine. The power-on reset resets all registers to a predefined state, and the analog outputs are configured as high impedance outputs. The $\overline{\mathrm{BUSY}}$ pin goes low during the poweron reset sequence, preventing data writes to the device.

## POWER-DOWN

The AD539x products contain a global power-down feature that puts all channels into a low power mode, reducing the analog power consumption to $1 \mu \mathrm{~A}$ maximum and the digital power consumption to $20 \mu \mathrm{~A}$ maximum. In power-down mode, the output amplifier can be configured as a high impedance output or to provide a $100 \mathrm{k} \Omega$ load to ground. The contents of all internal registers are retained in power-down mode. When exiting power-down, the settling time of the amplifier elapses before the outputs settle to their correct value.

## MICROPROCESSOR INTERFACING

## AD539x to MC68HC11

The serial peripheral interface (SPI) on the MC68HC11 is configured for master mode ( $\mathrm{MSTR}=1$ ), clock polarity bit $(\mathrm{CPOL})=0$, and the clock phase bit $(\mathrm{CPHA})=1$. The SPI is configured by writing to the SPI control register (SPCR)-see the 68 HC 11 User Manual. SCK of the MC68HC11 drives the SCLK of the AD539x, the MOSI output drives the serial data line (DIN) of the AD539x, and the MISO input is driven from Dour. The $\overline{S Y N C}$ signal is derived from a port line (PC7). When data is being transmitted to the AD539x, the $\overline{\text { SYNC }}$ line is taken low (PC7). Data appearing on the MOSI output is valid on the falling edge of SCK. Serial data from the MC8HC11 is transmitted in 8-bit bytes with only eight falling clock edges occurring in the transmit cycle.


Figure 36. AD539x-MC68HC11 Interface

## AD539x to PIC16C6x/7x

The PIC16C6x/7x synchronous serial port (SSP) is configured as an SPI master with the clock polarity bit $=0$. This is done by writing to the synchronous serial port control register (SSPCON)—see the PIC16/17 Microcontroller User Manual. In Figure 37, I/O port RA1 is used to pulse $\overline{\text { SYNC }}$ and enable the serial port of the AD539x. This microcontroller transfers only eight bits of data during each serial transfer operation; therefore, three consecutive read/write operations are needed, depending on the mode. Figure 37 shows the connection diagram.


Figure 37. AD539x to PIC16C6x/7x Interface

## AD539x to 8051

The AD539x requires a clock synchronized to the serial data. The 8051 serial interface must, therefore, be operated in Mode 0. In this mode, serial data enters and exits through RxD and a shift clock is output on TxD. Figure 38 shows how the 8051 is connected to the AD539x. Because the AD539x shifts data out on the rising edge of the shift clock and latches data in on the falling edge, the shift clock must be inverted. The AD539x requires its data with the MSB first. Because the 8051 outputs the LSB first, the transmit routine must take this into account.


Figure 38. AD539x to 8051 Interface

## AD539x to ADSP2101/ADSP2103

Figure 39 shows a serial interface between the AD539x and the ADSP2101/ADSP2103. The ADSP2101/ADSP2103 should be set up to operate in the SPORT transmit alternate framing mode. The ADSP2101/ADSP2103 SPORT is programmed through the SPORT control register and should be configured as follows: internal clock operation, active low framing, and 16-bit word length. Transmission is initiated by writing a word to the Tx register after the SPORT has been enabled.


Figure 39. AD539x to ADSP2101/ADSP2103 Interface

## AD5390/AD5391/AD5392

## APPLICATION INFORMATION

## POWER SUPPLY DECOUPLING

In any circuit where accuracy is important, careful consideration of the power supply and ground return layout helps to ensure the rated performance. The printed circuit board on which the AD539x is mounted should be designed so that the analog and digital sections are separated and confined to certain areas of the board. If the AD539x is in a system where multiple devices require an AGND-to-DGND connection, the connection should be made at one point only. The star ground point should be established as close as possible to the device.

For supplies with multiple pins ( $\mathrm{AV} \mathrm{V}_{\mathrm{DD}}, \mathrm{AV}_{\mathrm{CC}}$ ), it is recommended to tie those pins together. The AD539x should have ample supply bypassing of $10 \mu \mathrm{~F}$ in parallel with $0.1 \mu \mathrm{~F}$ on each supply located as close to the package as possible-ideally right up against the device. The $10 \mu \mathrm{~F}$ capacitors are the tantalum bead type. The $0.1 \mu \mathrm{~F}$ capacitor should have low effective series resistance (ESR) and effective series inductance (ESI), such as the common ceramic types that provide a low impedance path to ground at high frequencies, to handle transient currents due to internal logic switching.

The power supply lines of the AD539x should use as large a trace as possible to provide low impedance paths and reduce the effects of glitches on the power supply line. Fast switching signals such as clocks should be shielded with digital ground to avoid radiating noise to other parts of the board, and should never run near the reference inputs. A ground line routed between the DIN and SCLK lines helps reduce crosstalk between them (not required on a multilayer board, because there is a separate ground plane, but separating the lines helps).

Avoid crossover of digital and analog signals. Traces on opposite sides of the board should run at right angles to each other. This reduces the effects of feedthrough through the board. A micro-strip technique is by far the best, but not always possible with a double-sided board. In this technique, the component side of the board is dedicated to ground plane, while signal traces are placed on the soldered side.

## TYPICAL CONFIGURATION CIRCUIT

Figure 40 shows a typical configuration for the AD539x when configured for use with an external reference. In the circuit shown, all AGND, SIGNAL_GND, and DAC_GND pins are tied together to a common AGND. AGND and DGND are connected together at the AD539x device. On power-up, the AD539x defaults to external reference operation. All $A V_{\mathrm{DD}}$ lines are connected together and driven from the same 5 V source. It is recommended to decouple close to the device with a $0.1 \mu \mathrm{~F}$ ceramic and a $10 \mu \mathrm{~F}$ tantalum capacitor. In this application, the reference for the AD539x-5 is provided externally from either an ADR421 or ADR431 2.5 V reference.

Suitable external references for the AD539x-3 include the ADR280 1.2 V reference. The reference should be decoupled at the REFOUT/ REFIN pin of the device with a $0.1 \mu \mathrm{~F}$ capacitor.


Figure 40. Typical Configuration with External Reference
Figure 41 shows a typical configuration when using the internal reference. On power-up, the AD539x defaults to an external reference; therefore, the internal reference needs to be configured and turned on via a write to the AD539x control register. On the AD5390/AD5392, Control Register Bit CR12 lets the user choose the reference voltage; Bit CR10 is used to select the internal reference. It is recommended to use the 2.5 V reference when $A V_{\mathrm{DD}}=5 \mathrm{~V}$, and the 1.25 V reference when $A V_{\mathrm{DD}}=3 \mathrm{~V}$. On the AD5391, Control Register Bit CR10 lets the user choose the reference voltage; Bit CR8 is used to select the internal reference.


Figure 41. Typical Configuration with Internal Reference
Digital connections have been omitted for clarity in Figure 41. The AD539x contains an internal power-on reset circuit with a 10 ms brown-out time. If the power supply ramp rate exceeds 10 ms , the user should reset the AD539x as part of the initialization process to ensure the calibration data is loaded correctly into the device.

## AD539x MONITOR FUNCTION

The AD5390 contains a channel monitor function consisting of a multiplexer addressed via the interface, allowing any channel output to be routed to this pin for monitoring using an external ADC. The channel monitor function must be enabled in the control register before any channels are routed to the MON_OUT pin.

Table 23 and Table 24 contain the decoding information required to route any channel on the AD5390, AD5391, and AD5392 to the MON_OUT pin. Selecting Channel Address 63 three-states the MON_OUT pin. The AD539x family also contains two monitor input pins called MON_IN 1 and MON_IN 2. The user can connect external signals to these pins, which under software control can be multiplexed to MON_OUT for monitoring purposes. Figure 42 shows a typical monitoring circuit implemented using a 12 -bit SAR ADC in a 6-lead SOT package. The external reference input is connected to MON_IN 1 to allow it to be easily monitored. The controller output port selects the channel to be monitored, and the input port reads the converted data from the ADC.


Figure 42. Typical Channel Monitoring Circuit

## TOGGLE MODE FUNCTION

The toggle mode function allows an output signal to be generated using the LDAC control signal that switches between two DAC data registers. This function is configured using the SFR control register, as follows: A write with REG1 $=$ REG0 $=0$, A 3 to $\mathrm{A} 0=1100$ specifies a control register write. The toggle mode function is enabled in groups of eight channels using Bit CR3 and Bit CR2 in the AD5390/AD5392 control register and using Bit CR1 and Bit CR0 in the AD5391 control register. (See the Control Register Write section.) Figure 43 shows a block diagram of the toggle mode implementation. Each DAC channel on the AD539x contains an A and a B data register. Note that the B registers can be loaded only when toggle mode is enabled.

To configure the AD539x for toggle mode of operation, the sequence of events is as follows:

1. Enable toggle mode for the required channels via the control register.
2. Load data to A registers.
3. Load data to $B$ registers.
4. Apply $\overline{\text { LDAC }}$.

The $\overline{\text { LDAC }}$ is used to switch between the A and B registers in determining the analog output. The first $\overline{\mathrm{LDAC}}$ configures the output to reflect the data in the A registers. This mode offers significant advantages if the user wants to generate a square wave at the output on all channels, as could be required to drive a liquid-crystal-based, variable optical attenuator. Configuring the AD5390, for example, the user writes to the control register and sets CR3 $=1$ and CR2 $=1$, enabling the two groups of eight for toggle mode operation. The user must then load data to all 16 A registers and B registers. Toggling the $\overline{\text { LDAC }}$ sets the output values to reflect the data in the A and B registers, and the frequency of the $\overline{\text { LDAC }}$ determines the frequency of the square wave output. The first $\overline{\mathrm{LDAC}}$ loads the contents of the A registers to the DAC registers. Toggle mode is disabled via the control register; the first $\overline{\mathrm{LDAC}}$ following the disabling of the toggle mode updates the outputs with the data contained in the A registers.


Figure 43. Toggle Mode Function

## THERMAL MONITOR FUNCTION

The AD539x family has a temperature shutdown function to protect the chip in case multiple outputs are shorted. The shortcircuit current of each output amplifier is typically 40 mA . Operating the AD539x at 5 V leads to a power dissipation of $200 \mathrm{~mW} /$ shorted amplifier. With five channels shorted, this leads to an extra watt of power dissipation. For the 52-lead LQFP, the $\theta_{\mathrm{JA}}$ is typically $44^{\circ} \mathrm{C} / \mathrm{W}$.

The thermal monitor is enabled by the user using CR8 in the AD5390/AD5392 control register and CR6 in the AD5391 control register. The output amplifiers on the AD539x are automatically powered down if the die temperature exceeds approximately $130^{\circ} \mathrm{C}$. After a thermal shutdown has occurred, the user can re-enable the part by executing a soft power-up if the temperature has dropped below $130^{\circ} \mathrm{C}$ or by turning off the thermal monitor function via the control register.

## AD5390/AD5391/AD5392

## Power Amplifier Control

Multistage power amplifier designs require a large number of setpoints in the operation and control of the output stage. The AD539x are ideal for these applications because of their small size (LFCSP) and the integration of 8 and 16 channels, offering 12- and 14-bit resolution. Figure 44 shows a typical transmitter architecture, in which the AD539x DACs can be used in the following control circuits: I IBAS control, average power control (APC), peak power control (PPC), transmit gain control (TGC), and audio level control (ALC). DACs are also required for variable voltage attenuators, phase shifter control, and dcsetpoint control in the overall amplifier design.


## Process Control Applications

The AD539x-5 family is ideal for process control applications because it offers a combination of 8 and 16 channels and 12 -bit and 14 -bit resolution. These applications generally require output voltage ranges of 0 V to $5 \mathrm{~V} \pm 5 \mathrm{~V}, 0 \mathrm{~V}$ to $10 \mathrm{~V} \pm 10 \mathrm{~V}$, and current sink and source functions. The AD539x-5 products operate from a single 5 V supply and, therefore, require external signal conditioning to achieve the output ranges described here. Figure 45 shows configurations to achieve these output ranges. The key advantages of using AD539x-5 products in these applications are small package size, pin compatibility with the ability to upgrade from 12 to 14 bits, integrated on-chip 2.5 V reference with $10 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ maximum temperature coefficient, and excellent accuracy specifications. The AD539x-5 family contains an offset and gain register for each channel, so users can perform system-level calibration on a per-channel basis.


Figure 45. Output Configurations for Process Control Applications

## Optical Transceivers

The AD539x-3 family of products are ideally suited to optical transceiver applications. In 300-pin MSA applications, for example, digital-to-analog converters are required to control the laser power, APD bias, and modulator amplitude. Diagnostic information is required as analog outputs from the module. The AD539x-3 products offer a combination of $8 / 16$ channels, a resolution of $12 / 14$ bits in a 64 -lead LFCSP, and operate from a supply voltage of 2.7 V to 5.5 V supply with internal reference. The AD539x-3 parts also feature $\mathrm{I}^{2} \mathrm{C}$-compatible and SPI interfaces, making them ideal components for use in these applications. Figure 46 shows a typical configuration in an optical transceiver application.


Figure 46. Optical Transceiver using the AD539x-3

## OUTLINE DIMENSIONS



Figure 47. 64-Lead Lead Frame Chip Scale Package [LFCSP_VQ] 9 mm x 9 mm Body, Very Thin Quad (CP-64-3)
Dimensions shown in millimeters


COMPLIANT TO JEDEC STANDARDS MS-026-BCC
Figure 48. 52-Lead Low Profile Quad Flat Package [LQFP] (ST-52)
Dimensions shown in millimeters

## AD5390/AD5391/AD5392

ORDERING GUIDE

| Model | Temperature Range | Resolution | AV ${ }_{\text {dD }}$ | Output Channels | Linearity Error (LSBs) | Package Description | Package Option |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| AD5390BCP-3 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14-bit | 2.7 V to 3.6 V | 16 | $\pm 4$ | 64-Lead LFCSP_VQ | CP-64-3 |
| AD5390BCP-3-REEL | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14-bit | 2.7 V to 3.6 V | 16 | $\pm 4$ | 64-Lead LFCSP_VQ | CP-64-3 |
| AD5390BCP-3-REEL7 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14-bit | 2.7 V to 3.6 V | 16 | $\pm 4$ | 64-Lead LFCSP_VQ | CP-64-3 |
| AD5390BCPZ-31 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14-bit | 2.7 V to 3.6 V | 16 | $\pm 4$ | 64-Lead LFCSP_VQ | CP-64-3 |
| AD5390BCPZ-3-REEL ${ }^{1}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14-bit | 2.7 V to 3.6 V | 16 | $\pm 4$ | 64-Lead LFCSP_VQ | CP-64-3 |
| AD5390BCPZ-3-REEL7 ${ }^{1}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14-bit | 2.7 V to 3.6 V | 16 | $\pm 4$ | 64-Lead LFCSP_VQ | CP-64-3 |
| AD5390BCP-5 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14-bit | 4.5 V to 5.5 V | 16 | $\pm 3$ | 64-Lead LFCSP_VQ | CP-64-3 |
| AD5390BCP-5-REEL | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14-bit | 4.5 V to 5.5 V | 16 | $\pm 3$ | 64-Lead LFCSP_VQ | CP-64-3 |
| AD5390BCP-5-REEL7 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14-bit | 4.5 V to 5.5 V | 16 | $\pm 3$ | 64-Lead LFCSP_VQ | CP-64-3 |
| AD5390BCPZ-5 ${ }^{1}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14-bit | 4.5 V to 5.5 V | 16 | $\pm 3$ | 64-Lead LFCSP_VQ | CP-64-3 |
| AD5390BCPZ-5-REEL ${ }^{1}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14-bit | 4.5 V to 5.5 V | 16 | $\pm 3$ | 64-Lead LFCSP_VQ | CP-64-3 |
| AD5390BCPZ-5-REEL7 ${ }^{1}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14-bit | 4.5 V to 5.5 V | 16 | $\pm 3$ | 64-Lead LFCSP_VQ | CP-64-3 |
| AD5390BST-3 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14-bit | 2.7 V to 3.6V | 16 | $\pm 4$ | 52-Lead LQFP | ST-52 |
| AD5390BST-3-REEL | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14-bit | 2.7 V to 3.6V | 16 | $\pm 4$ | 52-Lead LQFP | ST-52 |
| AD5390BSTZ-3' | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14-bit | 2.7 V to 3.6V | 16 | $\pm 4$ | 52-Lead LQFP | ST-52 |
| AD5390BST-5 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14-bit | 4.5 V to 5.5 V | 16 | $\pm 3$ | 52-Lead LQFP | ST-52 |
| AD5390BST-5-REEL | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14-bit | 4.5 V to 5.5 V | 16 | $\pm 3$ | 52-Lead LQFP | ST-52 |
| AD5390BSTZ-5 ${ }^{1}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14-bit | 4.5 V to 5.5 V | 16 | $\pm 3$ | 52-Lead LQFP | ST-52 |
| AD5391BCP-3 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 12-bit | 2.7 V to 3.6 V | 16 | $\pm 1$ | 64-Lead LFCSP_VQ | CP-64-3 |
| AD5391BCP-3-REEL | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 12-bit | 2.7 V to 3.6V | 16 | $\pm 1$ | 64-Lead LFCSP_VQ | CP-64-3 |
| AD5391BCP-3-REEL7 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 12-bit | 2.7 V to 3.6V | 16 | $\pm 1$ | 64-Lead LFCSP_VQ | CP-64-3 |
| AD5391BCPZ-3 ${ }^{1}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 12-bit | 2.7 V to 3.6V | 16 | $\pm 1$ | 64-Lead LFCSP_VQ | CP-64-3 |
| AD5391BCP-5 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 12-bit | 4.5 V to 5.5 V | 16 | $\pm 1$ | 64-Lead LFCSP_VQ | CP-64-3 |
| AD5391BCP-5-REEL | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 12-bit | 4.5 V to 5.5 V | 16 | $\pm 1$ | 64-Lead LFCSP_VQ | CP-64-3 |
| AD5391BCP-5-REEL7 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 12-bit | 4.5 V to 5.5 V | 16 | $\pm 1$ | 64-Lead LFCSP_VQ | CP-64-3 |
| AD5391BCPZ-5 ${ }^{1}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 12-bit | 4.5 V to 5.5 V | 16 | $\pm 1$ | 64-Lead LFCSP_VQ | CP-64-3 |
| AD5391BCPZ-5-REEL ${ }^{1}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 12-bit | 4.5 V to 5.5 V | 16 | $\pm 1$ | 64-Lead LFCSP_VQ | CP-64-3 |
| AD5391BCPZ-5-REEL7 ${ }^{1}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 12-bit | 4.5 V to 5.5 V | 16 | $\pm 1$ | 64-Lead LFCSP_VQ | CP-64-3 |
| AD5391BST-3 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 12-bit | 2.7V to 3.6V | 16 | $\pm 1$ | 52-Lead LQFP | ST-52 |
| AD5391BST-3-REEL | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 12-bit | 2.7 V to 3.6 V | 16 | $\pm 1$ | 52-Lead LQFP | ST-52 |
| AD5391BSTZ-3' | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 12-bit | 2.7V to 3.6V | 16 | $\pm 1$ | 52-Lead LQFP | ST-52 |
| AD5391BST-5 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 12-bit | 4.5 V to 5.5 V | 16 | $\pm 1$ | 52-Lead LQFP | ST-52 |
| AD5391BST-5-REEL | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 12-bit | 4.5 V to 5.5 V | 16 | $\pm 1$ | 52-Lead LQFP | ST-52 |
| AD5391BSTZ-5 ${ }^{1}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 12-bit | 4.5 V to 5.5 V | 16 | $\pm 1$ | 52-Lead LQFP | ST-52 |


| Model | Temperature Range | Resolution | AV ${ }_{\text {dD }}$ | Output Channels | Linearity Error (LSBs) | Package Description | Package Option |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| AD5392BCP-3 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14-bit | 2.7V to 3.6V | 8 | $\pm 4$ | 64-Lead LFCSP_VQ | CP-64-3 |
| AD5392BCP-3-REEL | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14-bit | 2.7V to 3.6V | 8 | $\pm 4$ | 64-Lead LFCSP_VQ | CP-64-3 |
| AD5392BCP-3-REEL7 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14-bit | 2.7V to 3.6V | 8 | $\pm 4$ | 64-Lead LFCSP_VQ | CP-64-3 |
| AD5392BCPZ-3' | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14-bit | 2.7V to 3.6V | 8 | $\pm 4$ | 64-Lead LFCSP_VQ | CP-64-3 |
| AD5392BCP-5 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14-bit | 4.5 V to 5.5 V | 8 | $\pm 3$ | 64-Lead LFCSP_VQ | CP-64-3 |
| AD5392BCP-5-REEL | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14-bit | 4.5 V to 5.5 V | 8 | $\pm 3$ | 64-Lead LFCSP_VQ | CP-64-3 |
| AD5392BCP-5-REEL7 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14-bit | 4.5 V to 5.5 V | 8 | $\pm 3$ | 64-Lead LFCSP_VQ | CP-64-3 |
| AD5392BCPZ-51 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14-bit | 4.5 V to 5.5 V | 8 | $\pm 3$ | 64-Lead LFCSP_VQ | CP-64-3 |
| AD5392BST-3 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14-bit | 2.7 V to 3.6 V | 8 | $\pm 4$ | 52-Lead LQFP | ST-52 |
| AD5392BST-3-REEL | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14-bit | 2.7 V to 3.6 V | 8 | $\pm 4$ | 52-Lead LQFP | ST-52 |
| AD5392BSTZ-31 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14-bit | 2.7 V to 3.6 V | 8 | $\pm 4$ | 52-Lead LQFP | ST-52 |
| AD5392BST-5 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14-bit | 4.5 V to 5.5 V | 8 | $\pm 3$ | 52-Lead LQFP | ST-52 |
| AD5392BST-5-REEL | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14-bit | 4.5 V to 5.5 V | 8 | $\pm 3$ | 52-Lead LQFP | ST-52 |
| AD5392BSTZ-5 ${ }^{1}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14-bit | 4.5 V to 5.5 V | 8 | $\pm 3$ | 52-Lead LQFP | ST-52 |
| EVAL-AD5390EB |  |  |  |  |  | Evaluation Board |  |
| EVAL-AD5391EB |  |  |  |  |  | Evaluation Board |  |
| EVAL-AD5392EB |  |  |  |  |  | Evaluation Board |  |

[^6]
## AD5390/AD5391/AD5392

## NOTES

NOTES

## AD5390/AD5391/AD5392

## NOTES

Purchase of licensed $I^{2} C$ components of Analog Devices or one of its sublicensed Associated Companies conveys a license for the purchaser under the Philips $I^{2} C$ Patent Rights to use these components in an $I^{2} C$ system, provided that the system conforms to the $I^{2} C$ Standard Specification as defined by Philips.


[^0]:    ${ }^{1} \mathrm{AD} 539 \mathrm{x}-5$ products are calibrated with a 2.5 V reference. Temperature range for all versions: $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.
    ${ }^{2}$ Guaranteed by characterization, not production tested.
    ${ }^{3}$ Programmable either to 1.25 V typical or 2.5 V typical via the AD539x control register. Operating the AD539x-5 products with a reference of 1.25 V leads to a degradation in performance accuracy.
    ${ }^{4}$ Accuracy guaranteed from VOUT $=10 \mathrm{mV}$ to $\mathrm{AV} \mathrm{DD}-50 \mathrm{mV}$.

[^1]:    ${ }^{1}$ Guaranteed by characterization, not production tested.

[^2]:    ${ }^{1}$ AD539x-3 products are calibrated with a 1.25 V reference. Temperature range for all versions: $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.
    ${ }^{2}$ Guaranteed by characterization, not production tested.
    ${ }^{3}$ Programmable either to 1.25 V typical or 2.5 V typical via the AD 539 x control register. Operating the AD539x-3 products with a reference of 2.5 V leads to a degradation in performance accuracy.
    ${ }^{4}$ Accuracy guaranteed from VOUT $=39 \mathrm{mV}$ to AV DD -50 mV .

[^3]:    ${ }^{1}$ Guaranteed by design and characterization, not production tested.
    ${ }^{2}$ The slew rate can be programmed via the current boost control bit in the AD539x control registers.

[^4]:    ${ }^{1}$ Guaranteed by design and characterization, not production tested.
    ${ }^{2}$ All input signals are specified with $\mathrm{tr}=\mathrm{tf}=5 \mathrm{~ns}\left(10 \%\right.$ to $90 \%$ of $\left.\mathrm{V}_{c c}\right)$ and timed from a voltage level of 1.2 V .
    ${ }^{3}$ See Figure 2, Figure 3, Figure 4, and Figure 5.
    ${ }^{4}$ Standalone mode only.
    ${ }^{5}$ Daisy-chain mode only.

[^5]:    ${ }^{1}$ Guaranteed by design and characterization, not production tested.
    ${ }^{2}$ See Figure 6.
    ${ }^{3}$ A master device must provide a hold time of at least 300 ns for the SDA signal (referred to the $\mathrm{V}_{\mathbb{H}}$ MIN of the SCL signal) to bridge the undefined region of SCL's falling edge.
    ${ }^{4} \mathrm{C}_{B}$ is the total capacitance of one bus line in $\mathrm{pF} ; \mathrm{t}_{\mathrm{R}}$ and $\mathrm{t}_{\mathrm{F}}$ measured between 0.3 DV DD and $0.7 \mathrm{DV} V_{D D}$.

[^6]:    ${ }^{1} \mathrm{Z}=\mathrm{Pb}$-free part.

